Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore Bedienungsanleitung Seite 183
- Seite / 196
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
Property Low Latency 40-100GbE IP Core 40-100GbE IP Core v14.0
Duplex mode Full duplex mode RX-only, TX-only, or full duplex
mode
MAC client interface Avalon-ST interface or new,
different custom streaming interface
Avalon-ST interface or custom
streaming interface
CAUI–4 variations Available for Arria 10 GT devices Available for Stratix V GT
devices
4 × 6.25 variations Not currently available Available for all supported
devices
40GBASE-KR4 variations Available for Arria 10 devices Available for Stratix V devices
Statistics counters RX statistics counters are configu‐
rable (turned on or off) in the
parameter editor, and TX statistics
counters are configurable in the
parameter editor, with two separate
parameters
Software clears all RX or all TX
statistics counters at one time with a
dedicated configuration register.
Reading a statistics register does not
affect its value.
RX and TX statistics counters are
all available, or no statistics
counters are available. Configu‐
rable in the parameter editor.
Programmable bits in MAC_CMD_
CONFIG register determine
whether reading a statistics
register resets it to zero.
Statistics counter increment
vectors
Available
Four additional RX statistics
counter increment vectors and two
new counters for number of bytes in
non-errored RX frames and number
of bytes in non-errored TX frames
Available
Synchronous Ethernet support Available Available
Preamble pass-through mode Linked RX and TX preamble pass-
through modes turned on or off in
parameter editor. The RX and TX
modes cannot be turned on or off
individually and the mode cannot
be dynamically configured.
RX and TX preamble pass-
through modes individually
dynamically configurable
(programmable).
RX filtering Programmable option to filter pause
frames only
Programmable options for many
RX filtering options, including
destination address filtering
C-2
Differences Between Low Latency 40-100GbE IP Core and 40-100GbE IP Core v15.0
UG-01172
2015.05.04
Altera Corporation
Differences Between Low Latency 40-100GbE IP Core and 40-100GbE IP Core v15.0
Send Feedback
- 101 Innovation Drive 1
- San Jose, CA 95134 1
- Contents 2
- Features 6
- Device Family Support 8
- IP Core Verification 9
- Simulation Environment 10
- Compilation Checking 10
- Hardware Testing 10
- Variation 11
- A B C D E F 11
- Parameter 11
- Release Information 14
- Getting Started 15
- OpenCore Plus IP Evaluation 17
- IP Core Parameters 19
- Parameter Type Range Default 23
- Parameter Description 23
- File Name Description 29
- Pin Assignments 32
- External TX MAC PLL 35
- File Names Description 38
- Initializing the IP Core 45
- Functional Description 46
- High Level System Overview 47
- Address Insertion 49
- Length/Type Field Processing 49
- Frame Padding 50
- Client Interface 51
- Data Bus Width (Bits) 51
- Three unusable words 57
- Order of Transmission 59
- RX CRC Forwarding 63
- Inter-Packet Gap 63
- Pause Ignore 63
- Control Frame Identification 64
- Name Direction Description 65
- Low Latency 100GbE CAUI–4 PHY 72
- External Transceiver PLL 72
- Pause Control Frame Filtering 76
- Statistics Counters Interface 79
- Name Signal 80
- Direction 80
- Description 80
- OctetOK Count Interface 82
- Transparent Clock Mode 85
- PTP Receive Functionality 87
- PTP Transmit Functionality 88
- 1588 PTP Interface Signals 90
- PTP Timestamp Formats 92
- PHY Status Interface 93
- Control and Status Interface 94
- Signal Name Description 97
- UG-01172 100
- 2015.05.04 100
- Related Information 108
- Software Interface: Registers 109
- PHY Registers 112
- LL 40GBASE-KR4 Registers 116
- Pause Registers 130
- TX Statistics Registers 137
- RX Statistics Registers 143
- 1588 PTP Registers 148
- Ethernet Glossary 150
- Term Definition 151
- Altera Corporation 153
- Send Feedback 153
- Arria 10 10GBASE-KR Registers 160
- 0x4D6 to 181
- MAC+PHY KR solution 181
- Subscribe 182
- Additional Information 187
- Date Compatible ACDS 188
- How to Contact Altera 194
- Typographic Conventions 195
- Visual Cue Meaning 196
Verwandte Produkte und Handbücher für Messgeräte Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore
Messgeräte Altera JNEye Bedienungsanleitung
(194 Seiten)
(194 Seiten)
Messgeräte Altera Mentor Verification IP Altera Edition AMBA AXI4-Li Bedienungsanleitung
(413 Seiten)
(413 Seiten)
Messgeräte Altera Mentor Verification IP Altera Edition AMBA AXI4-St Bedienungsanleitung
(231 Seiten)
(231 Seiten)
Messgeräte Altera Nios II Bedienungsanleitung
(22 Seiten)
(22 Seiten)
Messgeräte Altera Nios II Bedienungsanleitung
(22 Seiten)
(22 Seiten)
Messgeräte Altera Mentor Verification IP Altera Edition AMBA AXI3/4T Bedienungsanleitung
(783 Seiten)
(783 Seiten)
Messgeräte Altera PCI Development Kit, Cyclone II Edition Getting St Bedienungsanleitung
(40 Seiten)
(40 Seiten)
Messgeräte Altera PCI Express Development Kit, Stratix II GX Edition Bedienungsanleitung
(36 Seiten)
(36 Seiten)
Messgeräte Altera PCI Compiler Bedienungsanleitung
(360 Seiten)
(360 Seiten)
© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.058 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern