Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore Bedienungsanleitung PDF herunterladen (Seite 181)

Word Addr Bit R/W Name Description

0x4D6 to

0x4FF

Reserved for 40G KR Left empty for address compatibility with 40G

MAC+PHY KR solution.

B-22

10GBASE-KR PHY Register Definitions

UG-01172

2015.05.04

Altera Corporation

Arria 10 10GBASE-KR Registers

Send Feedback

1 2 ... 176 177 178 179 180 181 182 183 184 185 186 ... 195 196

101 Innovation Drive 1
San Jose, CA 95134 1
Contents 2
Features 6
Device Family Support 8
IP Core Verification 9
Simulation Environment 10
Compilation Checking 10
Hardware Testing 10
Variation 11
A B C D E F 11
Parameter 11
Release Information 14
Getting Started 15
OpenCore Plus IP Evaluation 17
IP Core Parameters 19
Parameter Type Range Default 23
Parameter Description 23
File Name Description 29
Pin Assignments 32
External TX MAC PLL 35
File Names Description 38
Initializing the IP Core 45
Functional Description 46
High Level System Overview 47
Address Insertion 49
Length/Type Field Processing 49
Frame Padding 50
Client Interface 51
Data Bus Width (Bits) 51
Three unusable words 57
Order of Transmission 59
RX CRC Forwarding 63
Inter-Packet Gap 63
Pause Ignore 63
Control Frame Identification 64
Name Direction Description 65
Low Latency 100GbE CAUI–4 PHY 72
External Transceiver PLL 72
Pause Control Frame Filtering 76
Statistics Counters Interface 79
Name Signal 80
Direction 80
Description 80
OctetOK Count Interface 82
Transparent Clock Mode 85
PTP Receive Functionality 87
PTP Transmit Functionality 88
1588 PTP Interface Signals 90
PTP Timestamp Formats 92
PHY Status Interface 93
Control and Status Interface 94
Signal Name Description 97
UG-01172 100
2015.05.04 100
Related Information 108
Software Interface: Registers 109
PHY Registers 112
LL 40GBASE-KR4 Registers 116
Pause Registers 130
TX Statistics Registers 137
RX Statistics Registers 143
1588 PTP Registers 148
Ethernet Glossary 150
Term Definition 151
Altera Corporation 153
Send Feedback 153
Arria 10 10GBASE-KR Registers 160
0x4D6 to 181
MAC+PHY KR solution 181
Subscribe 182
Additional Information 187
Date Compatible ACDS 188
How to Contact Altera 194
Typographic Conventions 195
Visual Cue Meaning 196

Kommentare zu diesen Handbüchern

Keine Kommentare

Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore Bedienungsanleitung Seite 181

Kommentare zu diesen Handbüchern

Verwandte Produkte und Handbücher für Messgeräte Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore