Altera UG-01080 Betriebsanweisung Seite 260
- Seite / 484
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
12–22 Chapter 12: Stratix V Transceiver Native PHY IP Core
10G PCS Parameters
Altera Transceiver PHY IP Core November 2012 Altera Corporation
User Guide
10G RX FIFO
The RX FIFO is the interface between RX data from the FPGA fabric and the PCS. This
FIFO is an asynchronous 73-bit wide, 32-deep memory buffer It also provides full,
empty, partially full, and empty flags based on programmable thresholds. Table 12–21
describes the 10G RX FIFO parameters.
f For more information refer to the Receiver FIFO section in Transceiver Architecture in
Stratix V Devices.
Enable tx_10g_fifo_del port
(10GBASE-R)
On/Off
When you turn this option On, the 10G PCS includes the active
high
tx_10g_fifo_del
port. This signal is asserted when a
word is deleted from the TX FIFO. This signal is only used for the
10GBASE-R protocol.
Enable tx_10g_fifo_insert port
(10GBASE-R)
On/Off
When you turn this option On, the 10G PCS includes the active
high
tx_10g_fifo_insert
port. This signal is asserted when a
word is inserted into the TX FIFO. This signal is only used for the
10GBASE-R protocol.
Table 12–20. 10G TX FIFO Parameters (Part 2 of 2)
Parameter Range Description
Table 12–21. 10G RX FIFO Parameters (Part 1 of 3)
Parameter Range Description
TX FIFO Mode
interlaken
clk_comp
phase_comp
register
Specifies one of the following 3 modes:
■ interlaken: Select this mode for the Interlaken protocol. To
implement the deskew process. In this mode the FIFO acts as
an elastic buffer. The FIFO write clock can exceed the read
clock. Your implementation must control the FIFO write
(
tx_datavalid
) by monitoring the FIFO flags. The read
enable is controlled by the Interlaken Frame Generator.
■ clk_comp: This mode compensates for the clock difference
between the PLD clock (
coreclkin
) and
rxclkout
. After
block lock is achieved, idle ordered set insertions and
deletions compensate for the clock difference between RX
PMA clock and PLD clock up to
100 ppm.
■ phase_comp: This mode compensates for the clock phase
difference between the PLD clock (
coreclkin
) and
rxclkout
. Use this mode for 10GBASE-R.
■ register: The TX FIFO is bypassed.
rx_data
and
rx_data_valid
are registered at the FIFO output.
RX FIFO full threshold
0–31
Specifies the full threshold for the 10G PCS RX FIFO. The default
value is 31.
RX FIFO empty threshold
0–31
Specifies the empty threshold for the 10G PCS RX FIFO. The
default value is 0.
RX FIFO partially full threshold
0–31
Specifies the partially full threshold for the 10G PCS RX FIFO. The
default value is 23.
RX FIFO partially empty
threshold
0–31
Specifies the partially empty threshold for the 10G PCS RX FIFO.
- User Guide 1
- Contents 3
- Chapter 6. XAUI PHY IP Core 5
- Chapter 9. Custom PHY IP Core 6
- ContentsContents vii 7
- ContentsContents ix 9
- Additional Information 11
- 1. Introduction 13
- 1–2 Chapter 1: Introduction 14
- Avalon-MM PHY Management 15
- 1–4 Chapter 1: Introduction 16
- Chapter 1: Introduction 1–5 17
- Unsupported Features 18
- 2. Getting Started 19
- Specifying Parameters 20
- Simulate the IP Core 22
- 3. 10GBASE-R PHY IP Core 23
- 10GBASE-R protocol 24
- Arria V GT 10GBASE-R 25
- Transceiver Protocol 25
- General Option Parameters 29
- Interfaces 32
- Clocks for Arria V GT Devices 36
- Clocks for Arria V GZ Devices 37
- Clocks for Stratix IV Devices 37
- Clocks for Stratix V Devices 39
- 10GBASE-R PHY IP Core 47
- Note to Table 4–3: 51
- Speed Detection 54
- Functional Description 56
- Clock and Reset Interfaces 59
- SDR XGMII interface: 62
- Control and Status Interfaces 63
- PHY Link Training 64
- Daisy-Chain Mode 65
- 10GBASE-KR PHY 1GbE Registers 80
- Creating a 10GBASE-KR Design 83
- WAN Wide Area Network 87
- Acronym Definition 87
- 1G/10GbE Release Information 90
- 10GBASE-R Parameters 92
- 1Gb Ethernet Parameters 92
- 1G/10GbE Registers 100
- PMA Registers 101
- PCS Registers 102
- GMII PCS Registers 103
- Sequencer 106
- Cntl & 106
- Creating a 1G/10GbE Design 107
- Editing a MIF File 108
- Design Examples 109
- Dynamic Reconfiguration 110
- Simulation 111
- TimeQuest Timing Constraints 111
- Acronyms 111
- 6. XAUI PHY IP Core 113
- Release Information 114
- Device Family Support 114
- Devices 115
- Parameterizing the XAUI PHY 115
- General Parameters 116
- Analog Parameters 117
- Stratix IV Devices 118
- Advanced Options Parameters 119
- Configurations 120
- Data Interfaces 122
- SDR XGMII TX Interface 124
- SDR XGMII RX Interface 124
- XAUI Hard IP Core 125
- Hard PCS 125
- Soft PCS 125
- TimeQuest Timing Cons 135
- Interlaken PHY IP Core 137
- Optional Port Parameters 140
- Interfaces 141
- Avalon-ST TX Interface 142
- Avalon-ST RX Interface 144
- TX and RX Serial Interface 147
- PLL Interface 147
- Optional Clocks for Deskew 148
- Resource Utilization 154
- General Options Parameters 155
- s window for Gen1 or Gen2 160
- s window for Gen1 160
- Figure 8–4 illustrates the 162
- Optional Status Interface 163
- Serial Data Interface 164
- PHY IP Core for PCI Express 165
- Hard PCS and PMA 165
- Phase 2 (Optional) 170
- Phase 3 (Optional) 171
- 9. Custom PHY IP Core 175
- Custom PHY IP Core 176
- Stratix V FPGA 176
- Word Alignment Parameters 181
- Rate Match FIFO Parameters 182
- Byte Order Parameters 183
- SOP to a different byte lane 184
- IP Core 186
- Presets for Ethernet 187
- RX interface 190
- Clock Interface 191
- Custom PHY PCS and PMA 193
- 10. Low Latency PHY IP Core 199
- (PCS-PMA interface width) 202
- Additional Options Parameters 203
- PMA and Light-Weight PCS 210
- Auto-Negotiation 216
- Note to Figure11–2: 217
- Delay Estimation Logic 219
- Delay Numbers 220
- the number of bits 230
- Deterministic PHY IP Core 232
- Parameter Presets 241
- PMA Parameters 243
- TX PMA Parameters 244
- TX PLL<n> 245
- RX CDR Options 246
- PMA Optional Ports 246
- Standard PCS Parameters 249
- Phase Compensation FIFO 250
- Rate Match FIFO 253
- 10G PCS Parameters 257
- 10G TX FIFO 258
- Stratix V Devices 259
- 100 ppm 260
- Interlaken Frame Generator 262
- Interlaken Frame Synchronizer 263
- s period 265
- s period, the 265
- 64b/66b Encoder and Decoder 266
- 96-bit bound. It adds the 67 267
- Common Interface Ports 270
- Standard PCS Interface Ports 273
- 10G PCS Interface 276
- SDC Timing Constraints 284
- Simulation Support 286
- RX PMA Parameters 292
- Arria V Devices 299
- Cyclone V Devices 368
- Controller IP Core 379
- Altera V-Series FPGA 381
- 500 400 0 0 100 383
- 4.9152 Gbps 387
- Embedded 389
- Controller 389
- Offset Cancellation 390
- Duty Cycle Calibration 390
- PMA Analog Control Registers 391
- 7’h0C [6:0] RW 391
- EyeQ Registers 392
- DFE Registers 394
- (Part 1 of 2) 395
- address to 0x0 396
- (Part 2 of 2) 396
- address of 0xB 397
- AEQ Registers 399
- ATX PLL Calibration Registers 400
- PLL Reconfiguration 401
- Transceiver PHYs 402
- PLL Reconfiguration Registers 403
- 7’h44 [15:0] RW 403
- Channel Reconfiguration 405
- Streamer Module Registers 406
- register address is invalid 406
- When the 407
- register specifies a 407
- register. When 407
- register 408
- MIF Generation 409
- MIF Format 410
- Arguments: 412
- -h: Displays help 412
- Reduced MIF Creation 413
- Register-Based Write 414
- Register-Based Read 415
- Figure 16–6. Sample MIF 418
- Example 16–11. (continued) 419
- Loopback Modes 427
- Transceiver 428
- Transceiver PHY Instance 429
- Transceiver PHY 429
- Reset Controller 429
- Assignments 437
- register to enable the 455
- Transceivers 456
- Stratix V GX/GS devices 458
- Note to Table 19–3: 459
- Note to Table 19–5: 462
- Note to Table 19–7: 465
- Revision History 468
- s for Gen2 operation 476
- address 480
- Note to Table: 482
- Typographic Conventions 483
© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.033 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern