Altera Serial Digital Interface (SDI) MegaCore Function Bedienungsanleitung Seite 56
- Seite / 140
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
3–26 Chapter 3: Functional Description
Block Description
Serial Digital Interface (SDI) MegaCore Function February 2013 Altera Corporation
User Guide
Figure 3–15 and Figure 3–16 show how one or two consecutive missing EAVs do not
cause the
trs_locked
signal to deassert.
Figure 3–17 shows how three consecutive missing EAVs cause the
trs_locked
signal
to deassert.
The
frame_locked
signal detects TRS EAV, inspects the transition of field (F) and
vertical (V) synchronizations, and then counts the line number. The inspecting
transitions on the F and V synchronizations provide the frame timing. The line count
value is stored if there is a rising or falling edge on the F and V synchronizations
through the frame. The stored count values are compared over multiple frames to
make sure they are stable, before the
frame_locked
signal is asserted.
The
frame_locked
signal deasserts when there are bad F or V synchronizations, or
when there is a rising edge from frame to frame. The
frame_locked
signal also
deasserts when the
trs_locked
signal deasserts.
When the
frame_locked
signal is zero, the frame is invalid, and the receiver is not
considered to receive reliable video data.
Figure 3–15. Single Missing EAV Signal
Figure 3–16. Two Consecutive Missing EAV Signal
Figure 3–17. Three Consecutive Missing EAV Signal
data
trs_strobe
prev_eav_missed
g host_eav
trs_locked
EAV SAV
Error in EAV SAV
EAV SAV
data
trs_strobe
prev_eav_missed
g host_eav
trs_locked
EAV SAV
1st error in EAV SAV
2nd error in EAV SAV
data
trs_strobe
prev_eav_missed
g host_eav
trs_locked
EAV SAV
1st error in EAV
SAV
2nd error in EAV SAV
3rd error in EAV SAV
- User Guide 1
- Contents 3
- Chapter 4. SDI Audio IP Cores 4
- Appendix A. Constraints 5
- Appendix B. Clocking 5
- Features 7
- Release Information 8
- Device Family Support 8
- General Description 9
- Notes to Table 1–5: 10
- OpenCore Plus Evaluation 11
- Resource Utilization 12
- 2. Getting Started 15
- Design Flow 16
- SDI Walkthrough 17
- Parameterizing 19
- Setting Up Simulation 20
- Generating Files 20
- - SD 270 Mbps 22
- - HD 1.485 Gbps 22
- - 3G 2.97 Gbps 22
- Simulating the Design 23
- Specifying Constraints 25
- Multiple Channels 26
- Compiling the Design 28
- Programming a Device 28
- Setting Up Licensing 29
- 3. Functional Description 31
- Block Description 32
- HD-SDI LN Insertion 34
- Scrambling and NRZI Coding 35
- Transceiver Clock 35
- Receiver 36
- Word Alignment 38
- Video Timing Flags Extraction 39
- RP168 Switching Compliance 39
- HD-SDI LN Extraction 40
- HD-SDI CRC Checking 40
- Accessing Transceiver 40
- Transmitter 42
- Transmitter Clocks 42
- Receiver Clocks 43
- Notes to Table 3–5: 44
- Notes to Figure 3–8: 44
- Figure 3–9. Receiver Clocks 46
- rxdata 47
- Note to Table 3–7: 50
- Notes to Figure 3–11: 51
- Figure 3–12. Receiver Clocks 53
- New TRS reasserts 55
- Stratix IV GX 57
- Note to Table 3–10: 58
- Note to Table 3–11: 58
- Notes to Figure 3–18: 60
- Note to Figure 3–19: 61
- User Logic 62
- Encrypted SDI IP Core 62
- Cyclone IV GX 63
- Notes to Table 3–12: 70
- Note to Table 3–13: 70
- Note to Table 3–14: 71
- Note to Figure 3–30: 77
- Notes to Figure 3–33: 78
- signal in 82
- Table 3–18 on page 3–50 82
- Notes to Figure 3–40: 83
- Notes to Table 3–19: 85
- MegaCore Verification 87
- 4. SDI Audio IP Cores 89
- Functional Description 90
- Note to Table 4–4: 93
- Note to Table 4–5: 94
- MegaCore function 100
- Register Maps 103
- Parameters 105
- AES Format 109
- Avalon-ST Audio Interface 109
- Note to Figure 4–6: 110
- Instantiating the IP Cores 111
- Simulating the Testbench 112
- Design Example 113
- Components 114
- Hardware Setup 116
- D6 D7 D8 D9 D10 D11 D12 D13 118
- A. Constraints 123
- Notes to Figure A–1: 124
- (gxb_rxclk 125
- Specify Clock Characteristics 126
- Set Multicycle Paths 127
- 337.5-MHz Zero-degree Clocks 128
- Minimize Timing Skew 129
- Non Cyclone Devices 130
- Cyclone Devices Only 131
- A–10 Appendix A: Constraints 132
- B. Clocking 133
- B–2 Appendix B: Clocking 134
- C. Receive and Retransmit 135
- Loopback FIFO Buffer 136
- Additional Information 137
- Info–2 Additional Information 138
- Document Revision History 138
- How to Contact Altera 139
- Typographic Conventions 139
- Info–4 Additional Information 140
Verwandte Produkte und Handbücher für Messgeräte Altera Serial Digital Interface (SDI) MegaCore Function
(44 Seiten)© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.021 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern