Altera Serial Digital Interface (SDI) MegaCore Function Bedienungsanleitung Seite 10
- Seite / 140
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
1–4 Chapter 1: About This MegaCore Function
General Description
Serial Digital Interface (SDI) MegaCore Function February 2013 Altera Corporation
User Guide
■ Dual standard support for 270-Mbps and 1.5-Gbps SDI
■ Triple standard support for 270-Mbps, 1.5-Gbps, and 3-Gbps SDI
■ SMPTE425M Level A support (direct source image formatting)
■ SMPTE425M Level B support (dual link mapping)
Table 1–5 lists the SDI standard support for various devices.
Table 1–5. SDI Standard Support
(1)
Device Family
SDI Standard
SD-SDI HD-SDI 3G-SDI HD-SDI Dual Link
(2)
Dual Standard Triple Standard
Arria GX vv v v v v
Arria II GX vv v v v v
Arria V vv v v v v
Cyclone v —— — — —
Cyclone
II v —— — — —
Cyclone
III v —— — — —
Cyclone
IV GX
(EP4CGX15,
EP4CGX30)
v
—— — — —
Cyclone
IV GX
(EP4CGX30 (F484),
EP4CGX50,
EP4CGX75,
EP4CGX110,
EP4CGX150)
vv v v v v
Cyclone V
(3)
vv v v v v
HardCopy IV GX vv v v v v
Stratix v —— — — —
Stratix GX vv — vv—
Stratix
II v —— — — —
Stratix
II GX vv v v v v
Stratix
III v —— — — —
Stratix IV
(4)
vv v v v v
Stratix V
(4)
vv v v v v
Notes to Table 1–5:
(1) All standards, other than SD-SDI, require a transceiver based or “GX” device.
(2) The HD-SDI dual link supports timing difference up to 40 ns between link A and link B, fulfilling the SMPTE372M requirement.
(3) The 3G-SDI standard is not supported in Cyclone V devices with transceiver speed grade 7, due to the excessive data rate required. For more
information about the Cyclone V device, refer to the Overview for Cyclone V Device Family chapter in volume 1 of the Cyclone V Device
Handbook.
(4) Only Stratix IV and Stratix V variants with transceivers support all SDI rates.
- User Guide 1
- Contents 3
- Chapter 4. SDI Audio IP Cores 4
- Appendix A. Constraints 5
- Appendix B. Clocking 5
- Features 7
- Release Information 8
- Device Family Support 8
- General Description 9
- Notes to Table 1–5: 10
- OpenCore Plus Evaluation 11
- Resource Utilization 12
- 2. Getting Started 15
- Design Flow 16
- SDI Walkthrough 17
- Parameterizing 19
- Setting Up Simulation 20
- Generating Files 20
- - SD 270 Mbps 22
- - HD 1.485 Gbps 22
- - 3G 2.97 Gbps 22
- Simulating the Design 23
- Specifying Constraints 25
- Multiple Channels 26
- Compiling the Design 28
- Programming a Device 28
- Setting Up Licensing 29
- 3. Functional Description 31
- Block Description 32
- HD-SDI LN Insertion 34
- Scrambling and NRZI Coding 35
- Transceiver Clock 35
- Receiver 36
- Word Alignment 38
- Video Timing Flags Extraction 39
- RP168 Switching Compliance 39
- HD-SDI LN Extraction 40
- HD-SDI CRC Checking 40
- Accessing Transceiver 40
- Transmitter 42
- Transmitter Clocks 42
- Receiver Clocks 43
- Notes to Table 3–5: 44
- Notes to Figure 3–8: 44
- Figure 3–9. Receiver Clocks 46
- rxdata 47
- Note to Table 3–7: 50
- Notes to Figure 3–11: 51
- Figure 3–12. Receiver Clocks 53
- New TRS reasserts 55
- Stratix IV GX 57
- Note to Table 3–10: 58
- Note to Table 3–11: 58
- Notes to Figure 3–18: 60
- Note to Figure 3–19: 61
- User Logic 62
- Encrypted SDI IP Core 62
- Cyclone IV GX 63
- Notes to Table 3–12: 70
- Note to Table 3–13: 70
- Note to Table 3–14: 71
- Note to Figure 3–30: 77
- Notes to Figure 3–33: 78
- signal in 82
- Table 3–18 on page 3–50 82
- Notes to Figure 3–40: 83
- Notes to Table 3–19: 85
- MegaCore Verification 87
- 4. SDI Audio IP Cores 89
- Functional Description 90
- Note to Table 4–4: 93
- Note to Table 4–5: 94
- MegaCore function 100
- Register Maps 103
- Parameters 105
- AES Format 109
- Avalon-ST Audio Interface 109
- Note to Figure 4–6: 110
- Instantiating the IP Cores 111
- Simulating the Testbench 112
- Design Example 113
- Components 114
- Hardware Setup 116
- D6 D7 D8 D9 D10 D11 D12 D13 118
- A. Constraints 123
- Notes to Figure A–1: 124
- (gxb_rxclk 125
- Specify Clock Characteristics 126
- Set Multicycle Paths 127
- 337.5-MHz Zero-degree Clocks 128
- Minimize Timing Skew 129
- Non Cyclone Devices 130
- Cyclone Devices Only 131
- A–10 Appendix A: Constraints 132
- B. Clocking 133
- B–2 Appendix B: Clocking 134
- C. Receive and Retransmit 135
- Loopback FIFO Buffer 136
- Additional Information 137
- Info–2 Additional Information 138
- Document Revision History 138
- How to Contact Altera 139
- Typographic Conventions 139
- Info–4 Additional Information 140
Verwandte Produkte und Handbücher für Messgeräte Altera Serial Digital Interface (SDI) MegaCore Function
(44 Seiten)© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.030 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern