Altera HyperTransport MegaCore Function Bedienungsanleitung Seite 57
- Seite / 76
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
Chapter 3: Specifications 3–31
HyperTransport MegaCore Function Specification
© November 2009 Altera Corporation HyperTransport MegaCore Function User Guide
Preliminary
Buffer Overflow Indicator Signals
Table 3–11 describes the buffer overflow indicator signals. When an a Rx buffer
overflows due to a failure in the HyperTransport link flow control mechanism, the
overflow error bit is set in the CSR HT capability link error 0 register. These signals
indicate which virtual channel buffer had the overflow. These signals are most useful
in simulation and typically do not need to be connected in the user design.
CSR Module
The CSR module contains all of the configuration space registers and handles write
requests, read requests and response accesses to the CSR space. Table 3–12 and
Table 3–13 show the full CSR register map. Table 3–13 shows the primary interface
capabilities block format.
Table 3–11. Buffer Overflow Indicator Signals
Signal Name Direction Description
ClmdRCmdBufOvrFlw_Err_o Output Rx Response Command/Data buffer overflow.
ClmdPCmdBufOvrFlw_Err_o Output Rx Posted Command/Data buffer overflow.
ClmdNpCmdBufOvrFlw_Err_o Output Rx Non-Posted Command/Data buffer overflow.
Table 3–12. CSR Register Map Without Primary Interface Capabilities Block
Hyper Transport Technology Device Header
Address Byte 3 Byte 2 Byte1 Byte 0
00 Device ID (3) Vendor ID (3)
04 Status (4) Command (4)
08 Class Code (3) Revision ID (3)
0C BIST (1) Header Type (3) Latency Timer (1) Cache Line (1)
10 BAR0 (4)
14 BAR1 (4)
18 BAR2 (4)
1C BAR3 (4)
20 BAR4 (4)
24 BAR5 (4)
28 CardBus CIS Pointer (1)
2C Subsystem ID (3) Subsystem Vendor ID (3)
30 Expansion ROM Base Address (2)
34 Reserved (1) Capabilities Pointer (3)
38 Reserved (1)
3C Max Latency (1) Min Grant (1) Interrupt Pin (1) Interrupt Line (2)
+18 Reserved (1) Mem Limit Upper (2) Mem Base Upper (2)
Notes to Table 3–12:
(1) The configuration register is not used by the HT specification. The register is a read-only register, and Read returns 0s.
(2) The register is not supported in the HyperTransport MegaCore function. The register is a read-only register and Read returns 0s.
(3) The register is a read-only register in the HyperTransport MegaCore function.
(4) The register is read/write in the HyperTransport MegaCore function.
- User Guide 1
- UG-MCHYPRTRNS-1.12 2
- Contents 3
- Appendix C. Example Design 4
- Additional Information 4
- Release Information 5
- Device Family Support 5
- Introduction 6
- Features 6
- Performance 7
- Notes to Table 1–4: 8
- Notes to Table 1–5: 8
- 2. Getting Started 9
- MegaCore Function Walkthrough 10
- Step 1: Parameterize 13
- Step 2: Set Up Simulation 17
- Figure 2–9. Set Up Simulation 18
- Step 3: Generate 19
- Notes to Table 2–1: 20
- Compile the Design 21
- Simulate the Design 21
- Program a Device 22
- Set Up Licensing 23
- Example Quartus II Project 24
- ■ input_ht_vector.dat 25
- ■ output_ht_vector.dat 25
- ■ input_ui_vector.dat 25
- ■ output_ui_vector.dat 25
- About the Test Vectors 26
- 3. Specifications 27
- HT Systems 28
- HT Flow Control 29
- Physical Interface 30
- Protocol Interface 31
- End-Chain Handler 32
- Rx Claimed Buffers 32
- Tx Buffers 32
- Scheduler 32
- Clocking Options 33
- Shared Rx/Tx Clock 34
- Shared Ref/Tx Clock 34
- Chapter 3: Specifications 3–9 35
- Preliminary 35
- Shared Rx/Tx/Ref Clock 36
- Note to Figure 3–8: 37
- HT Link Rx Signals 42
- HT Link System Signals 42
- HT Link Tx Signals 42
- Notes to Table 3–6: 45
- Notes to Figure 3–10: 46
- Notes to Figure 3–11: 46
- Notes to Figure 3–12: 47
- Notes to Figure 3–13: 47
- Notes to Table 3–8: 51
- Addr[39:8] 52
- Notes to Figure 3–16: 53
- Notes to Figure 3–17: 53
- Notes to Figure 3–18: 54
- User Interface System Signals 55
- Using PLL Resets 55
- CSR Interface Signals 56
- CSR Module 57
- Notes to Table 3–13: 58
- Notes: to Table 3–16: 60
- A. Parameters 67
- Base Address Registers 68
- Advanced Settings 69
- A–4 Appendix A: Parameters 70
- Parameter Lists 70
- Guidelines 71
- C. Example Design 73
- General Description 74
- Typographic Conventions 76
Verwandte Produkte und Handbücher für Messgeräte Altera HyperTransport MegaCore Function
Messgeräte Altera MAX II Bedienungsanleitung
(38 Seiten)
(38 Seiten)
Messgeräte Altera MAX V CPLD Bedienungsanleitung
(30 Seiten)
(30 Seiten)
Messgeräte Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore Bedienungsanleitung
(196 Seiten)
(196 Seiten)
Messgeräte Altera JNEye Bedienungsanleitung
(194 Seiten)
(194 Seiten)
Messgeräte Altera Mentor Verification IP Altera Edition AMBA AXI4-Li Bedienungsanleitung
(413 Seiten)
(413 Seiten)
Messgeräte Altera Mentor Verification IP Altera Edition AMBA AXI4-St Bedienungsanleitung
(231 Seiten)
(231 Seiten)
Messgeräte Altera Nios II Bedienungsanleitung
(22 Seiten)
(22 Seiten)
Messgeräte Altera Nios II Bedienungsanleitung
(22 Seiten)
(22 Seiten)
Messgeräte Altera Mentor Verification IP Altera Edition AMBA AXI3/4T Bedienungsanleitung
(783 Seiten)
(783 Seiten)
Messgeräte Altera PCI Development Kit, Cyclone II Edition Getting St Bedienungsanleitung
(40 Seiten)
(40 Seiten)
© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.023 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern