Altera DDR SDRAM High-Performance Controllers and ALTMEMP Bedienungsanleitung Seite 61
- Seite / 140
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
Chapter 5: Functional Description—ALTMEMPHY 5–15
Block Description
June 2011 Altera Corporation External Memory Interface Handbook Volume 3
Section I. DDR and DDR2 SDRAM Controllers with ALTMEMPHY IP User Guide
Full rate
aux_half_rate_cl
k
C0 0 Half-Rate Global
The only half-rate clock
parameterizable for the
ALTMEMPHY megafunction to
be used by the controller. This
clock is not used in full-rate
controllers. This clock also
feeds into a divider circuit to
provide the PLL
scan_clk
signal for reconfiguration.
phy_clk_1x
and
mem_clk_2x
and
aux_full_
rate_clk
C1 0 Full-Rate Global
Generates DQS signals and the
memory clock and to clock the
PHY in full-rate mode.
Half-rate
and full rate
write_clk_2x
C2 -90 Full-Rate Global
Clocks the data (DQ) when you
perform a write to the memory.
Half-rate
and full rate
resynch_clk_2x
C3 Calibrated Full-Rate Global
A full-rate clock that captures
and resynchronizes the
captured read data. The capture
and resynchronization clock has
a variable phase that is
controlled via the PLL
reconfiguration logic by the
control sequencer block.
Half-rate
and full rate
measure_clk_2x
C4 Calibrated Full-Rate Global
This clock is for VT tracking.
This free-running clock
measures relative phase shifts
between the internal clock(s)
and those being fed back
through a mimic path. As a
result, you can track VT effects
on the FPGA and compensate
for them.
Half-rate
and full rate
ac_clk_2x
—
0, 90,
180,
270
Full-Rate Global
This clock is derived from
mem_clk_2x
when you choose
0 or 180 phase shift) or
write_clk_2x
(when you
choose 90 or 270 phase
shift), refer to “Address and
Command Datapath” on
page 5–3.
Table 5–3. DDR/DDR2 SDRAM Clocking in Cyclone III Devices (Part 2 of 2) (Part 2 of 2)
Design
Rate
Clock Name
Post-Scale
Counter
Phase
(Degrees)
Clock
Rate
Clock
Network
Type
Notes
- ALTMEMPHY IP User Guide 1
- Contents 3
- Chapter 7. Latency 5
- Chapter 8. Timing Diagrams 5
- 1. About This IP 7
- Release Information 8
- Device Family Support 8
- Features 9
- Unsupported Features 10
- MegaCore Verification 10
- Resource Utilization 11
- System Requirements 12
- Installation and Licensing 13
- 1–8 Chapter 1: About This IP 14
- 2. Getting Started 15
- SOPC Builder Flow 16
- Qsys Flow 18
- Completing the Qsys System 19
- Specifying Parameters 20
- HardCopy Guidelines 21
- Generated Files 22
- 3. Parameter Settings 27
- Memory Settings 28
- ALTMEMPHY Parameter Settings 29
- Note to Table 3–3: 32
- Note to Table 3–5: 34
- PHY Settings 36
- Board Settings 38
- ■ Memory Settings 39
- ■ PHY Settings 39
- ■ Board Settings 39
- ■ Controller Settings 39
- Controller Settings 40
- 4. Compiling and Simulating 43
- Compiling the Design 44
- Simulating the Design 46
- Block Description 48
- Calibration 49
- Address and Command Datapath 49
- ), or the inverted 50
- Clock and Reset Management 51
- Notes to Table 5–4: 54
- Note to Table 5–2: 57
- Cyclone III Devices 59
- Read Datapath 66
- Note to Figure 5–6: 68
- Note to Figure 5–8: 70
- Devices 71
- GX Devices 72
- ALTMEMPHY Signals 73
- Notes to Table 5–5: 74
- Note to Table 5–5: 77
- Notes to Table 5–7: 79
- PHY-to-Controller Interfaces 80
- Altera Device 81
- -- a --b 82
- Figure 5–15. Full-Rate Reads 83
- Figure 5–16. Half-Rate Reads 83
- Notes to Figure 5–17: 85
- Notes to Figure 5–18: 86
- Notes to Figure 5–19: 87
- Notes to Figure 5–20: 88
- Preliminary Steps 89
- Design Considerations 89
- Clocks and Resets 89
- Using a Custom Controller 90
- Partial Write Operations 92
- 6. Functional Description— 95
- Avalon-ST Input Interface 96
- Command Generator 96
- Timing Bank Pool 96
- Arbitration Rules 97
- CSR Interface 98
- Data Reordering 98
- Pre-emptive Bank Management 98
- Quasi-1T and Quasi-2T 98
- User Autoprecharge Commands 98
- User-Controlled Self-Refresh 99
- DDR2 SDRAM 100
- Partial Writes 101
- Partial Bursts 102
- External Interfaces 103
- Memory Side-Band Signals 104
- Top-Level Signals Description 105
- ■ Full rate controllers 107
- ■ Half rate controllers 107
- Sequence of Operations 111
- Read Command 112
- Read-Modify-Write Command 112
- Example Top-Level File 113
- Example Driver 114
- Register Maps 116
- Controller Register Map 118
- 7. Latency 123
- 7–2 Chapter 7: Latency 124
- Note to Table 7–2: 125
- SDRAM values 126
- Handbook 127
- 7–6 Chapter 7: Latency 128
- 8. Timing Diagrams 129
- Half-Rate Read 130
- Half-Rate Write 132
- Full-Rate Read 134
- Full-Rate Write 136
- Additional Information 139
- Typographic Conventions 140
Verwandte Produkte und Handbücher für Messgeräte Altera DDR SDRAM High-Performance Controllers and ALTMEMP
(157 Seiten)© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.029 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern