Altera Avalon Verification IP Suite Bedienungsanleitung PDF herunterladen (Seite 68)

set_response_burst_size()

void set_response_burst_size(bit [AV_BURSTCOUNT_W-1:0] burst_size)

Prototype:

Verilog HDL: burst_size

VHDL: burst_size, bfm_id, req_if(bfm_id)

Arguments:

voidReturns:

Sets the transaction burst count in the response descriptor.Description:

Verilog HDL, VHDLLanguage support:

set_response_data()

void set_response_data(bit [AV_DATA_W-1:0] data, int index).Prototype:

Verilog HDL: data, index

VHDL: data, index, bfm_id, req_if(bfm_id)

Arguments:

voidReturns:

Sets the transaction read data in the response descriptor. For burst transactions,

the command descriptor holds an array of data, with each element individually

set by this method.

Description:

Verilog HDL, VHDLLanguage support:

set_response_latency()

void set_response_latency(bit [31:0]latency, int index)Prototype:

Verilog HDL: latency, index

VHDL: latency, index, bfm_id, req_if(bfm_id)

Arguments:

voidReturns:

Sets the response latency for read commands. The response is driven out the

specified number of cycles after receiving the read command.

Description:

Verilog HDL, VHDLLanguage support:

Avalon-MM Slave BFM

Altera Corporation

Send Feedback

set_response_burst_size()

6-20

1 2 ... 63 64 65 66 67 68 69 70 71 72 73 ... 223 224

Keine Kommentare

Altera Avalon Verification IP Suite Bedienungsanleitung Seite 68