Altera RapidIO II MegaCore Function Bedienungsanleitung Seite 136
- Seite / 218
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
5–12 Chapter 5: Signals
Error Management Extension Signals
RapidIO II MegaCore Function August 2014 Altera Corporation
User Guide
Table 5–15. Capture Signals
(1), (2)
Signal Direction Description
external_capture_destinationID_wr
Input
Support user logic in setting the corresponding fields in the
Logical/Transport Layer Device ID Capture
CSR at
offset 0x308, For information about the register fields these
signals can write, refer to Table 6–70 on page 6–47,
external_capture_destinationID_in
[15:0]
Input
external_capture_sourceID_wr
Input
external_capture_sourceID_in
[15:0]
Input
capture_ftype_wr
Input Support user logic in setting the
FTYPE
field in the
Logical/Transport Layer Control Capture
CSR at offset
0x308, For information about the register fields these signals can
write, refer to Table 6–71 on page 6–47,
capture_ftype_in[3:0]
Input
capture_ttype_wr
Input Support user logic in setting the
TTYPE
field in the
Logical/Transport Layer Control Capture
CSR at offset
0x308, For information about the register fields these signals can
write, refer to Table 6–71 on page 6–47,
capture_ttype_in[3:0]
Input
letter_wr
Input
Support user logic in setting bits [3:0] of the
MSG_INFO
field in
the
Logical/Transport Layer Control Capture
CSR at
offset 0x308, The two signal pairs write to distinct bits and can be
written simultaneously. For information about the register fields
these signals can write, refer to Table 6–71 on page 6–47.
letter_in[1:0]
Input
mbox_wr
Input
mbox_in[1:0]
Input
msgseg_wr
Input Support user logic in setting bits [7:4] of the the
MSG_INFO
field
in the
Logical/Transport Layer Control Capture
CSR at
offset 0x308, For information about this register field, refer to
Table 6–71 on page 6–47.
The two signal pairs write to the same register bits. The value of
xmbox_in
is written to
MSG_INFO[7:4]
only when
xmbox_wr
has the value of 1’b1 and
msgseg_wr
has the value of 1’b0. The
value of
msgseg_wr
is written to
MSG_INFO[7:4]
when
msgseg_wr
has the value of 1’b1, irrespective of the value of
xmbox_wr
. ))
msgseg_in[3:0]
Input
xmbox_wr
Input
xmbox_in[3:0]
Input
Note to Table 5–15:
(1) To write to the register field for any of these signal pairs, drive the value on the
_in
signal and then set the
_wr
signal to the value of 1’b1. When
the
_wr
signal has the value of 1’b1, on the rising edge of
sys_clk
, the value of the
_in
signal is written directly to the register field.
(2) To ensure the signals are captured as required by the Error Management Extensions block, you must assert the _wr signal for each of these
signals at the same time you assert the relevant error setting signal from Table 5–14.
- User Guide 1
- RapidIO II MegaCore Function 1
- Contents 3
- Contents v 5
- Chapter 5. Signals 6
- Chapter 6. Software Interface 6
- Chapter 7. Testbench 6
- 1. About The RapidIO II 9
- MegaCore Function 9
- Releases 10
- RapidIO II IP Core Features 10
- Features 11
- Device Family Support 12
- IP Core Verification 13
- Hardware Testing 14
- Interoperability Testing 14
- Note to Table 1–3: 16
- Notes to Table 1–4: 16
- Installation and Licensing 17
- 2. Getting Started 19
- Simulating IP Cores 22
- Transceiver Settings 26
- External Transceiver PLL 26
- 3. Parameter Settings 31
- Note to Table 3–1: 32
- Enable 16-Bit Device ID Width 33
- Logical Layer Settings 34
- Capability Registers Settings 35
- Device ID 36
- Vendor ID 36
- Revision ID 36
- Assembly ID 36
- Assembly Information CAR 37
- Enable Flow Control Support 38
- Enable Switch Support 38
- Number of Ports 38
- Port Number 39
- Maximum PDU 39
- Destination Operations CAR 40
- Port General Control CSR 40
- Port 0 Control CSR 41
- Lane n Status 0 CSR 41
- Extended Features Pointer CSR 41
- 4. Functional Description 43
- Note to Table 4–2: 44
- Clocking and Reset Structure 45
- Notes to Table 4–3: 46
- RapidIO II 47
- Transactions 55
- Notes to Table 4–6: 57
- Notes to Table 4–7: 59
- Note to Table 4–8: 59
- Note to Figure 4–9: 66
- Note to Table 4–10: 70
- Notes to Table 4–11: 71
- Table 6–60 on page 6–40 72
- Note to Table 4–12: 73
- Maintenance Module 74
- Maintenance Interface Signals 75
- Doorbell Module Block Diagram 86
- Preserving Transaction Order 87
- Doorbell Module Signals 88
- Generating a Doorbell Message 88
- Receiving a Doorbell Message 89
- Transaction ID Ranges 90
- Notes to Table 4–24: 92
- Note to Table 4–26: 94
- Note to Table 4–27: 95
- field 97
- User Receiving Write Request 100
- Logical Layer Interfaces 101
- Transport Layer 112
- Receiver 113
- Transmitter 114
- Physical Layer 115
- Physical Layer Interfaces 116
- Low-level Interface Receiver 116
- CRC Checking and Removal 117
- Protocol Violations 119
- Fatal Errors 119
- Maintenance Avalon-MM Slave 120
- Maintenance Avalon-MM Master 121
- Port-Write Reception Module 122
- Input/Output Avalon-MM Slave 122
- Input/Output Avalon-MM Master 123
- 5. Signals 125
- Physical Layer Signals 126
- Low Latency Signals 127
- Multicast Event Signals 128
- Chapter 5: Signals 5–5 129
- Note to Table 5–7: 130
- Chapter 5: Signals 5–7 131
- 5–8 Chapter 5: Signals 132
- Register-Related Signals 133
- Avalon-MM Interface Signals 133
- Note to Table 5–12: 134
- Chapter 5: Signals 5–11 135
- Note to Table 5–15: 136
- Error Reporting Signals 137
- 5–14 Chapter 5: Signals 138
- 6. Software Interface 139
- Memory Map 140
- Physical Layer Registers 144
- Note to Table 6–9: 147
- Note to Table 6–14: 154
- Note to Table 6–15: 158
- Note to Table 6–17: 160
- Note to Table 6–22: 164
- Note to Table 6–23: 164
- Note to Table 6–24: 165
- Note to Table 6–25: 165
- Note to Table 6–26: 166
- Note to Table 6–27: 167
- Notes to Table 6–28: 168
- Notes to Table 6–29: 169
- Note to Table 6–30: 169
- Note to Table 6–31: 169
- Notes to Table 6–32: 170
- Note to Table 6–34: 171
- Note to Table 6–35: 171
- Note to Table 6–36: 172
- Note to Table 6–37: 172
- Transmit Port-Write Registers 174
- Receive Port-Write Registers 175
- Note to Table 6–59: 178
- Error Management Registers 180
- Note to Table 6–66: 181
- Notes to Table 6–67: 183
- Notes to Table 6–70: 185
- Notes to Table 6–71: 185
- Doorbell Message Registers 191
- Note to Table 6–89: 193
- 7. Testbench 195
- 7–2 Chapter 7: Testbench 196
- Testbench Overview 196
- Testbench Sequence 197
- 7–4 Chapter 7: Testbench 198
- Chapter 7: Testbench 7–5 199
- SWRITE Transactions 200
- NREAD Transactions 200
- NWRITE_R Transactions 201
- NWRITE Transactions 202
- Doorbell Transactions 202
- Port-Write Transactions 203
- Testbench Completion 204
- Chapter 7: Testbench 7–11 205
- 7–12 Chapter 7: Testbench 206
- A. Initialization Sequence 207
- MegaCore Function v12.1 209
- Additional Information 213
- Info–2 Additional Information 214
- Document Revision History 214
- Additional Information Info–3 215
- Info–4 Additional Information 216
- Note to Table: 217
- Info–6 Additional Information 218
- Typographic Conventions 218
Verwandte Produkte und Handbücher für Messgeräte Altera RapidIO II MegaCore Function
(198 Seiten)© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.045 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern