Altera RapidIO II MegaCore Function Bedienungsanleitung Seite 1

Stöbern Sie online oder laden Sie Bedienungsanleitung nach Messgeräte Altera RapidIO II MegaCore Function herunter. Altera RapidIO II MegaCore Function User Manual Benutzerhandbuch

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 218
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 0
101 Innovation Drive
San Jose, CA 95134
www.altera.com
UG-01116-2.1
User Guide
RapidIO II MegaCore Function
Document last updated for Altera Complete Design Suite version:
Document publication date:
14.0 and 14.0 Arria 10 Edition
August 2014
Feedback Subscribe
RapidIO II MegaCore Function v14.0 and v14.0 Arria 10
Edition User Guide
Seitenansicht 0
1 2 3 4 5 6 ... 217 218

Inhaltsverzeichnis

Seite 1 - RapidIO II MegaCore Function

101 Innovation DriveSan Jose, CA 95134www.altera.com UG-01116-2.1 User GuideRapidIO II MegaCore FunctionDocument last updated for Altera Complete Desi

Seite 2

1–2 Chapter 1: About The RapidIO II MegaCore FunctionFeaturesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideNew Features in the

Seite 3 - Contents

4–58 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideThe initial ten byt

Seite 4

Chapter 4: Functional Description 4–59Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideFigure 4–22 shows t

Seite 5 - Contents v

4–60 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideUser Sending Read R

Seite 6 - Chapter 7. Testbench

Chapter 4: Functional Description 4–61Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideFigure 4–23 shows t

Seite 7

4–62 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideThe initial 12 byte

Seite 8

Chapter 4: Functional Description 4–63Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 4–38 lists th

Seite 9 - MegaCore Function

4–64 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideFigure 4–24 shows t

Seite 10 - RapidIO II IP Core Features

Chapter 4: Functional Description 4–65Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideNREAD Response Tran

Seite 11 - Features

4–66 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideThe initial eight b

Seite 12 - Device Family Support

Chapter 4: Functional Description 4–67Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideFigure 4–25 shows t

Seite 13 - IP Core Verification

Chapter 1: About The RapidIO II MegaCore Function 1–3FeaturesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide Physical layer fea

Seite 14 - Interoperability Testing

4–68 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideThe initial eight b

Seite 15

Chapter 4: Functional Description 4–69Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideFigure 4–26 shows t

Seite 16 - Notes to Table 1–4:

4–70 Chapter 4: Functional DescriptionTransport LayerRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideTransport Layer The Transpor

Seite 17 - Installation and Licensing

Chapter 4: Functional Description 4–71Transport LayerAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideThe Transport layer module i

Seite 18

4–72 Chapter 4: Functional DescriptionTransport LayerRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide Routes packets with a tt v

Seite 19 - 2. Getting Started

Chapter 4: Functional Description 4–73Physical LayerAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideThe Transport layer polls the

Seite 20

4–74 Chapter 4: Functional DescriptionPhysical LayerRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide FIFO buffer with level outp

Seite 21

Chapter 4: Functional Description 4–75Physical LayerAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideCRC Checking and RemovalThe P

Seite 22 - Simulating IP Cores

4–76 Chapter 4: Functional DescriptionError Detection and ManagementRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideTo meet the R

Seite 23

Chapter 4: Functional Description 4–77Error Detection and ManagementAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideThe RapidIO I

Seite 24

1–4 Chapter 1: About The RapidIO II MegaCore FunctionDevice Family SupportRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide Input

Seite 25

4–78 Chapter 4: Functional DescriptionError Detection and ManagementRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide Malformed r

Seite 26 - External Transceiver PLL

Chapter 4: Functional Description 4–79Error Detection and ManagementAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide Illegal Tra

Seite 27

4–80 Chapter 4: Functional DescriptionError Detection and ManagementRapidIO II MegaCore Function August 2014 Altera CorporationUser GuidePort-Write Re

Seite 28

Chapter 4: Functional Description 4–81Error Detection and ManagementAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide Illegal Tra

Seite 29

4–82 Chapter 4: Functional DescriptionError Detection and ManagementRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide Unsupported

Seite 30

August 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide5. SignalsThis chapter lists the RapidIO II IP core signals. Signals are listed w

Seite 31 - 3. Parameter Settings

5–2 Chapter 5: SignalsPhysical Layer SignalsRapidIO II MegaCore Function August 2014 Altera CorporationUser GuidePhysical Layer SignalsTable 5–3 throu

Seite 32 - Note to Table 3–1:

Chapter 5: Signals 5–3Physical Layer SignalsAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideStatus Packet and Error Monitoring Si

Seite 33 - Enable 16-Bit Device ID Width

5–4 Chapter 5: SignalsPhysical Layer SignalsRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideMulticast Event SignalsTable 5–5 list

Seite 34 - Logical Layer Settings

Chapter 5: Signals 5–5Physical Layer SignalsAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 5–8 lists the Arria 10 Native P

Seite 35 - Capability Registers Settings

Chapter 1: About The RapidIO II MegaCore Function 1–5IP Core VerificationAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 1–

Seite 36 - Assembly ID

5–6 Chapter 5: SignalsPhysical Layer SignalsRapidIO II MegaCore Function August 2014 Altera CorporationUser Guiderx_signaldetect[n:0]OutputIndicates t

Seite 37 - Assembly Information CAR

Chapter 5: Signals 5–7Physical Layer SignalsAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guidereconfig_address_ch1[9:0]InputArria 1

Seite 38 - Number of Ports

5–8 Chapter 5: SignalsPhysical Layer SignalsRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideTo control the transceivers, you must

Seite 39 - Maximum PDU

Chapter 5: Signals 5–9Logical and Transport Layer SignalsAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideRegister-Related Signals

Seite 40 - Port General Control CSR

5–10 Chapter 5: SignalsLogical and Transport Layer SignalsRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideAvalon-ST Pass-Through

Seite 41 - Extended Features Pointer CSR

Chapter 5: Signals 5–11Error Management Extension SignalsAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuidePacket and Error Monitor

Seite 42

5–12 Chapter 5: SignalsError Management Extension SignalsRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideTable 5–15. Capture Sign

Seite 43 - 4. Functional Description

Chapter 5: Signals 5–13Error Management Extension SignalsAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideError Reporting Signals

Seite 44 - Note to Table 4–2:

5–14 Chapter 5: SignalsError Management Extension SignalsRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide

Seite 45 - Clocking and Reset Structure

August 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide6. Software InterfaceThe RapidIO IP core supports the following sets of registers

Seite 46 - Notes to Table 4–3:

1–6 Chapter 1: About The RapidIO II MegaCore FunctionIP Core VerificationRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideConstrai

Seite 47 - RapidIO II

6–2 Chapter 6: Software InterfaceMemory MapRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideMemory MapTable 6–2 lists the RapidIO

Seite 48

Chapter 6: Software Interface 6–3Memory MapAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 6–3 lists the CARs and CSRs. Tab

Seite 49

6–4 Chapter 6: Software InterfaceMemory MapRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide0x4CProcessing Element Logical Layer C

Seite 50

Chapter 6: Software Interface 6–5Memory MapAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideExtended Features Space: Error Managem

Seite 51

6–6 Chapter 6: Software InterfacePhysical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuidePhysical Layer Registers

Seite 52

Chapter 6: Software Interface 6–7Physical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide The LP-Serial Lane Ext

Seite 53

6–8 Chapter 6: Software InterfacePhysical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideTable 6–7. Port Link Tim

Seite 54

Chapter 6: Software Interface 6–9Physical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideDISCOVER[29] RWThis devi

Seite 55 - Transactions

6–10 Chapter 6: Software InterfacePhysical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideTable 6–12. Port 0 Loca

Seite 56

Chapter 6: Software Interface 6–11Physical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide1.25_GB_ENABLE[24] RWIn

Seite 57 - Notes to Table 4–6:

Chapter 1: About The RapidIO II MegaCore Function 1–7Performance and Resource UtilizationAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUs

Seite 58

6–12 Chapter 6: Software InterfacePhysical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideINACTIVE_LNS_EN [3] ROI

Seite 59 - Note to Table 4–8:

Chapter 6: Software Interface 6–13Physical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideIDLE_SEQUENCE[29] ROInd

Seite 60

6–14 Chapter 6: Software InterfacePhysical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideOUT_ERR_STOP[16] ROIndi

Seite 61

Chapter 6: Software Interface 6–15Physical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideIN_ERR_STOP[8] ROInput

Seite 62

6–16 Chapter 6: Software InterfacePhysical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuidePORT_ERR[2] RW1CThis bi

Seite 63

Chapter 6: Software Interface 6–17Physical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 6–15. Port 0 Cont

Seite 64

6–18 Chapter 6: Software InterfacePhysical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuidePORT_DIS[23] RWPort dis

Seite 65

Chapter 6: Software Interface 6–19Physical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideEXTENDED_PWIDTH_OVRIDE[

Seite 66 - Note to Figure 4–9:

6–20 Chapter 6: Software InterfacePhysical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideSTOP_ON_PRT_FAIL_ENCOUN

Seite 67

Chapter 6: Software Interface 6–21Physical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 6–16. LP-Serial L

Seite 68

1–8 Chapter 1: About The RapidIO II MegaCore FunctionDevice Speed GradesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideDevice Sp

Seite 69

6–22 Chapter 6: Software InterfacePhysical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideReceiver Trained[14] RO

Seite 70 - Note to Table 4–10:

Chapter 6: Software Interface 6–23Physical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 6–18. LP-Serial L

Seite 71 - Notes to Table 4–11:

6–24 Chapter 6: Software InterfacePhysical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideConnected port transmit

Seite 72 - Table 6–60 on page 6–40

Chapter 6: Software Interface 6–25Physical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 6–21. LP-Serial L

Seite 73 - Note to Table 4–12:

6–26 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideThe RapidI

Seite 74 - Maintenance Module

Chapter 6: Software Interface 6–27Transport and Logical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 6–24

Seite 75 - Maintenance Interface Signals

6–28 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideExtended r

Seite 76

Chapter 6: Software Interface 6–29Transport and Logical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 6–27

Seite 77

6–30 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideImplementa

Seite 78

Chapter 6: Software Interface 6–31Transport and Logical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide Implemen

Seite 79

Chapter 1: About The RapidIO II MegaCore Function 1–9Installation and LicensingAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideAl

Seite 80

6–32 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideCommand an

Seite 81

Chapter 6: Software Interface 6–33Transport and Logical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide Table 6–

Seite 82

6–34 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideMaintenanc

Seite 83

Chapter 6: Software Interface 6–35Transport and Logical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTransmit M

Seite 84

6–36 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideTransmit P

Seite 85

Chapter 6: Software Interface 6–37Transport and Logical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideReceive Po

Seite 86 - Doorbell Module Block Diagram

6–38 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideRefer to “

Seite 87 - Preserving Transaction Order

Chapter 6: Software Interface 6–39Transport and Logical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideInput/Outp

Seite 88 - Generating a Doorbell Message

6–40 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideInput/Outp

Seite 89 - Receiving a Doorbell Message

Chapter 6: Software Interface 6–41Transport and Logical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideInput/Outp

Seite 90 - Transaction ID Ranges

1–10 Chapter 1: About The RapidIO II MegaCore FunctionInstallation and LicensingRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideO

Seite 91

6–42 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideError Mana

Seite 92 - Notes to Table 4–24:

Chapter 6: Software Interface 6–43Transport and Logical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide 0x31CLogi

Seite 93

6–44 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideILL_TRAN_T

Seite 94 - Note to Table 4–26:

Chapter 6: Software Interface 6–45Transport and Logical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide Implement

Seite 95 - Note to Table 4–27:

6–46 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideUNSUPPORT_

Seite 96

Chapter 6: Software Interface 6–47Transport and Logical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 6–69

Seite 97 - field

6–48 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuidedeviceID[2

Seite 98

Chapter 6: Software Interface 6–49Transport and Logical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideLoss of de

Seite 99

6–50 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideReceived c

Seite 100 - User Receiving Write Request

Chapter 6: Software Interface 6–51Transport and Logical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 6–76

Seite 101 - Logical Layer Interfaces

August 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide2. Getting StartedYou can customize the RapidIO II IP core to support a wide vari

Seite 102

6–52 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideTable 6–79

Seite 103

Chapter 6: Software Interface 6–53Transport and Logical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideDoorbell M

Seite 104

6–54 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideTable 6–85

Seite 105

Chapter 6: Software Interface 6–55Transport and Logical Layer RegistersAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideINFORMATIO

Seite 106

6–56 Chapter 6: Software InterfaceTransport and Logical Layer RegistersRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideTX_CPL[1]

Seite 107

August 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide7. TestbenchThe RapidIO II IP core includes a demonstration testbench for your us

Seite 108

7–2 Chapter 7: TestbenchTestbench OverviewRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide NWRITE_R NWRITE NREAD DOORBELL message

Seite 109

Chapter 7: Testbench 7–3Testbench SequenceAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideFigure 7–1 illustrates the system speci

Seite 110

7–4 Chapter 7: TestbenchTestbench SequenceRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideNext, basic programming of the internal

Seite 111

Chapter 7: Testbench 7–5Testbench SequenceAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideMaintenance Write and Read Transactions

Seite 112 - Transport Layer

© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logosare trademar

Seite 113 - Receiver

2–2 Chapter 2: Getting StartedIFiles Generated for Altera IP Cores (Legacy Parameter Editor)RapidIO II MegaCore Function August 2014 Altera Corporatio

Seite 114 - Transmitter

7–6 Chapter 7: TestbenchTestbench SequenceRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideSWRITE TransactionsThe next set of oper

Seite 115 - Physical Layer

Chapter 7: Testbench 7–7Testbench SequenceAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideThe NREAD request packets are received

Seite 116 - Low-level Interface Receiver

7–8 Chapter 7: TestbenchTestbench SequenceRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideNWRITE Transactions To perform NWRITE o

Seite 117 - CRC Checking and Removal

Chapter 7: Testbench 7–9Testbench SequenceAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideNext, the test pushes five DOORBELL mes

Seite 118

7–10 Chapter 7: TestbenchTestbench CompletionRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideThe testbench performs this test fiv

Seite 119 - Fatal Errors

Chapter 7: Testbench 7–11Transceiver Level Connections in the TestbenchAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTransceive

Seite 120 - Maintenance Avalon-MM Slave

7–12 Chapter 7: TestbenchTransceiver Level Connections in the TestbenchRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide

Seite 121 - Maintenance Avalon-MM Master

August 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideA. Initialization SequenceThis appendix describes the most basic initialization s

Seite 122 - Input/Output Avalon-MM Slave

A–2 Appendix A: Initialization SequenceRapidIO II MegaCore Function August 2014 Altera CorporationUser Guidef For more information about initializing

Seite 123 - Input/Output Avalon-MM Master

August 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideB. Differences Between RapidIO IIMegaCore Function v12.1 and RapidIOMegaCore Func

Seite 124

Chapter 2: Getting Started 2–3IFiles Generated for Altera IP Cores by Qsys (Legacy Parameter Editor)August 2014 Altera Corporation RapidIO II MegaCore

Seite 125 - 5. Signals

B–2 Appendix B: Differences Between RapidIO II MegaCore Function v12.1 and RapidIO MegaCore Function v12.1RapidIO II MegaCore Function August 2014 Alt

Seite 126 - Physical Layer Signals

Appendix B: Differences Between RapidIO II MegaCore Function v12.1 and RapidIO MegaCore Function v12.1 B–3August 2014 Altera Corporation RapidIO II Me

Seite 127 - Low Latency Signals

B–4 Appendix B: Differences Between RapidIO II MegaCore Function v12.1 and RapidIO MegaCore Function v12.1RapidIO II MegaCore Function August 2014 Alt

Seite 128 - Multicast Event Signals

August 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideAdditional InformationThis chapter provides additional information about the docu

Seite 129 - Chapter 5: Signals 5–5

Info–2 Additional InformationDocument Revision HistoryRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideJune 2014Continued on next

Seite 130 - Note to Table 5–7:

Additional Information Info–3Document Revision HistoryAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideJune 2014, continuedContinu

Seite 131 - Chapter 5: Signals 5–7

Info–4 Additional InformationDocument Revision HistoryRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideJune 2014, continuedContinu

Seite 132 - 5–8 Chapter 5: Signals

Additional Information Info–5How to Contact AlteraAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideHow to Contact AlteraTo locate

Seite 133 - Avalon-MM Interface Signals

Info–6 Additional InformationTypographic ConventionsRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideInitial Capital LettersIndica

Seite 134 - Note to Table 5–12:

2–4 Chapter 2: Getting StartedFiles Generated for Altera IP CoresRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideFiles Generated

Seite 135 - Chapter 5: Signals 5–11

Chapter 2: Getting Started 2–5Simulating IP CoresAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideYou can use the functional simul

Seite 136 - Note to Table 5–15:

2–6 Chapter 2: Getting StartedIntegrating Your IP Core in Your DesignRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideSimulating t

Seite 137 - Error Reporting Signals

Chapter 2: Getting Started 2–7Integrating Your IP Core in Your DesignAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideAltera recom

Seite 138 - 5–14 Chapter 5: Signals

2–8 Chapter 2: Getting StartedIntegrating Your IP Core in Your DesignRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideTransceiver

Seite 139 - 6. Software Interface

Chapter 2: Getting Started 2–9Compiling the Full Design and Programming the FPGAAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideW

Seite 140 - Memory Map

2–10 Chapter 2: Getting StartedInstantiating Multiple RapidIO II IP CoresRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideInstanti

Seite 141

Chapter 2: Getting Started 2–11Instantiating Multiple RapidIO II IP CoresAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideFigure 2

Seite 142

August 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideContentsChapter 1. About The RapidIO II MegaCore FunctionFeatures . . . . . . . .

Seite 143

2–12 Chapter 2: Getting StartedInstantiating Multiple RapidIO II IP CoresRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide

Seite 144 - Physical Layer Registers

August 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide3. Parameter SettingsYou customize the RapidIO II IP core by specifying parameter

Seite 145

3–2 Chapter 3: Parameter SettingsPhysical Layer SettingsRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideSupported ModesThe Suppor

Seite 146

Chapter 3: Parameter Settings 3–3Transport Layer SettingsAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTransport Layer Settings

Seite 147 - Note to Table 6–9:

3–4 Chapter 3: Parameter SettingsLogical Layer SettingsRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideDisable Destination ID Che

Seite 148

Chapter 3: Parameter Settings 3–5Capability Registers SettingsAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideIf the Doorbell mod

Seite 149

3–6 Chapter 3: Parameter SettingsCapability Registers SettingsRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide1 The settings on t

Seite 150

Chapter 3: Parameter Settings 3–7Capability Registers SettingsAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideAssembly Vendor IDA

Seite 151

3–8 Chapter 3: Parameter SettingsCapability Registers SettingsRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideEnable Standard Rou

Seite 152

Chapter 3: Parameter Settings 3–9Capability Registers SettingsAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuidePort Number Port nu

Seite 153

iv ContentsRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideI/O Master Configuration . . . . . . . . . . . . . . . . . . . . . . .

Seite 154 - Note to Table 6–14:

3–10 Chapter 3: Parameter SettingsCommand and Status Registers SettingsRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideDestinatio

Seite 155

Chapter 3: Parameter Settings 3–11Command and Status Registers SettingsAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideHost Reset

Seite 156

3–12 Chapter 3: Parameter SettingsError Management Registers SettingsRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide If you do

Seite 157

August 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide4. Functional DescriptionInterfacesThe Altera RapidIO II IP core supports the fol

Seite 158 - Note to Table 6–15:

4–2 Chapter 4: Functional DescriptionInterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideIn variations of the RapidIO II IP

Seite 159

Chapter 4: Functional Description 4–3Clocking and Reset StructureAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guidef More detailed

Seite 160 - Note to Table 6–17:

4–4 Chapter 4: Functional DescriptionClocking and Reset StructureRapidIO II MegaCore Function August 2014 Altera CorporationUser Guidef For more infor

Seite 161

Chapter 4: Functional Description 4–5Clocking and Reset StructureAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide rx_ready, rx_an

Seite 162

4–6 Chapter 4: Functional DescriptionClocking and Reset StructureRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideThe assertion of

Seite 163

Chapter 4: Functional Description 4–7Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideLogical Layer Interf

Seite 164 - Note to Table 6–23:

Contents vAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideAvalon-MM Interface Byte Ordering . . . . . . . . . . . . . . . . . .

Seite 165 - Note to Table 6–25:

4–8 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide1 The Doorbell Logic

Seite 166 - Note to Table 6–26:

Chapter 4: Functional Description 4–9Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideThe interface suppor

Seite 167 - Note to Table 6–27:

4–10 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideInput/Output Avalon

Seite 168 - Notes to Table 6–28:

Chapter 4: Functional Description 4–11Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideThe I/O Avalon-MM M

Seite 169 - Note to Table 6–31:

4–12 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser Guidewhere: rio_addr[33:

Seite 170 - Notes to Table 6–32:

Chapter 4: Functional Description 4–13Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideFigure 4–5 shows a

Seite 171 - Note to Table 6–35:

4–14 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideFor information abo

Seite 172 - Note to Table 6–37:

Chapter 4: Functional Description 4–15Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 4–7 lists the

Seite 173

4–16 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide000100 1 0000_0000_

Seite 174 - Transmit Port-Write Registers

Chapter 4: Functional Description 4–17Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 4–8 lists the

Seite 175 - Receive Port-Write Registers

vi ContentsRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideLogical Layer Error Management . . . . . . . . . . . . . . . . . . .

Seite 176

4–18 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideThe RapidIO II IP c

Seite 177

Chapter 4: Functional Description 4–19Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideInput/Output Avalon

Seite 178 - Note to Table 6–59:

4–20 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideInput/Output Avalon

Seite 179

Chapter 4: Functional Description 4–21Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideIP Core ActionsIn r

Seite 180 - Error Management Registers

4–22 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideThe RapidIO II IP c

Seite 181 - Note to Table 6–66:

Chapter 4: Functional Description 4–23Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideYou can change the

Seite 182

4–24 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide Increments the CO

Seite 183 - Notes to Table 6–67:

Chapter 4: Functional Description 4–25Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideInput/Output Slave

Seite 184

4–26 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideFigure 4–11 shows a

Seite 185 - Notes to Table 6–71:

Chapter 4: Functional Description 4–27Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTranslation Window

Seite 186

Contents viiAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideDoorbell Transactions . . . . . . . . . . . . . . . . . . . . . . .

Seite 187

4–28 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide1 0000_0000_0001_00

Seite 188

Chapter 4: Functional Description 4–29Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideIn read requests, i

Seite 189

4–30 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideAvalon-MM value com

Seite 190

Chapter 4: Functional Description 4–31Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideInput/Output Avalon

Seite 191 - Doorbell Message Registers

4–32 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideMaintenance ModuleT

Seite 192

Chapter 4: Functional Description 4–33Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideMaintenance Interfa

Seite 193 - Note to Table 6–89:

4–34 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideTable 4–14 lists th

Seite 194

Chapter 4: Functional Description 4–35Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide hop_countYou can d

Seite 195 - 7. Testbench

4–36 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide For a MAINTENANCE

Seite 196 - Testbench Overview

Chapter 4: Functional Description 4–37Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuidePort-Write Transmis

Seite 197 - Testbench Sequence

viii ContentsRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide

Seite 198 - 7–4 Chapter 7: Testbench

4–38 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser Guidemnt_mnt_s_irq on th

Seite 199 - Chapter 7: Testbench 7–5

Chapter 4: Functional Description 4–39Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guidewrite transaction.

Seite 200 - NREAD Transactions

4–40 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideUser Receiving MAIN

Seite 201 - NWRITE_R Transactions

Chapter 4: Functional Description 4–41Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideUser Sending MAINTE

Seite 202 - Doorbell Transactions

4–42 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideUser Receiving MAIN

Seite 203 - Port-Write Transactions

Chapter 4: Functional Description 4–43Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideThe RapidIO II IP c

Seite 204 - Testbench Completion

4–44 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideDoorbell ModuleThe

Seite 205 - Chapter 7: Testbench 7–11

Chapter 4: Functional Description 4–45Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide Error Management

Seite 206 - 7–12 Chapter 7: Testbench

4–46 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideDoorbell Module Sig

Seite 207 - A. Initialization Sequence

Chapter 4: Functional Description 4–47Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideThe corresponding i

Seite 208

August 2014 Altera Corporation RapidIO II MegaCore FunctionUser Guide1. About The RapidIO IIMegaCore FunctionThe RapidIO interconnect—an open standard

Seite 209 - MegaCore Function v12.1

4–48 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideAvalon-ST Pass-Thro

Seite 210

Chapter 4: Functional Description 4–49Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideIf the Input-Output

Seite 211

4–50 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideTable 4–25 and Tabl

Seite 212

Chapter 4: Functional Description 4–51Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 4–26. specifi

Seite 213 - Additional Information

4–52 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser Guide9 endcos[7:0][95:88

Seite 214 - Document Revision History

Chapter 4: Functional Description 4–53Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuidePass-Through Interf

Seite 215 - Additional Information Info–3

4–54 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuideTable 4–29 lists th

Seite 216 - Info–4 Additional Information

Chapter 4: Functional Description 4–55Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 4–30 lists th

Seite 217 - Note to Table:

4–56 Chapter 4: Functional DescriptionLogical Layer InterfacesRapidIO II MegaCore Function August 2014 Altera CorporationUser GuidePass-Through Interf

Seite 218 - Typographic Conventions

Chapter 4: Functional Description 4–57Logical Layer InterfacesAugust 2014 Altera Corporation RapidIO II MegaCore FunctionUser GuideTable 4–32 lists th

Kommentare zu diesen Handbüchern

Keine Kommentare