
A–10 Altera Corporation
HardCopy II Clock Uncertainty Calculator User Guide
Inter-Clock Domain without PLL
Inter-Clock
Domain without
PLL
This section provides clock transfer examples for an inter-clock domain
without a PLL.
Figure A–10 shows an example of a clock-pair = CLK6 to CLK9
Figure A–10. Two Independent Clocks without a PLL
Table A–10 shows input of the PLL index for Figure A–10, with respect to
the source and destination clocks.
1 If no PLL exists, enter “0” for both the source and destination
clocks.
INBUF3
INBUF7
CLK6
CLK9
Source
Clock
Destination
Clock
Source
Regist
Destination
Register
Table A–10. Location of Input PLLs
Source Clock Destination Clock
1st PLL 2nd PLL 1st PLL 2nd PLL
0—0—
Kommentare zu diesen Handbüchern