Altera Triple Speed Ethernet MegaCore Function Bedienungsanleitung Seite 85
- Seite / 223
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
DescriptionSectionDword Offset
Transmit and receive datapaths control register. For more
information about these registers, see Transmit and Receive
Command Registers (Dword Offset 0x3A – 0x3B) on page
6-13.
Transmit Command0x3A
Receive Command0x3B
Upper 32 bits of selected statistics counters. These registers are
used if you turn on the option to use extended statistics counters.
For more information about these counters, refer to Statistics
Counters (Dword Offset 0x18 – 0x38) on page 6-11 .
Extended Statistics Counters0x3C – 0x3E
Unused.Reserved0x3F
64-entry write-only hash table to resolve multicast addresses.
Only bit 0 in each entry is significant. When you write a 1 to a
dword offset in the hash table, the MAC accepts all multicast
MAC addresses that hash to the value of the address (bits 5:0).
Otherwise, the MAC rejects the multicast address. This table is
cleared during reset.
Hashing is not supported in 10/100 and 1000 Mbps Small MAC
core variations.
Multicast Hash Table0x40 – 0x7F
MDIO Space 0 and MDIO Space 1 map to registers 0 to 31 of
the PHY devices whose addresses are configured in the mdio_
addr0 and mdio_addr1 registers respectively. For example,
register 0 of PHY device 0 maps to dword offset 0x80, register 1
maps to dword offset 0x81 and so forth.
Reading or writing to MDIO Space 0 or MDIO Space 1
immediately triggers a corresponding MDIO transaction to read
or write the PHY register. Only bits [15:0] of each register are
significant. Write 0 to bits [31:16] and ignore them on reads.
If your variation does not include the PCS function, you can use
MDIO Space 0 and MDIO Space 1 to map to two PHY devices.
If your MAC variation includes the PCS function, the PCS
function is always device 0 and its configuration registers (PCS
Configuration Register Space on page 6-18) occupy MDIO
Space 0. You can use MDIO Space 1 to map to a PHY device.
MDIO Space 0
or PCS Function Configura-
tion
0x80 – 0x9F
MDIO Space 10xA0 – 0xBF
Supplementary unicast addresses. For more information about
these addresses, refer to Supplementary Address (Dword Offset
0xC0 – 0xC7) on page 6-15.
Supplementary Address0xC0 – 0xC7
Unused.Reserved(1)0xC8 – 0xCF
Registers to configure the IEEE 1588v2 feature. For more
information about these registers, refer to IEEE 1588v2 Feature
(Dword Offset 0xD0 – 0xD6) on page 6-16.
IEEE 1588v2 Feature0xD0 – 0xD6
Unused.Reserved(1)0xD7 – 0xFF
Note to Table 6-1 :
1. Altera recommends that you set all bits in the reserved registers to 0 and ignore them on reads.
Configuration Register Space
Altera Corporation
Send Feedback
UG-01008
MAC Configuration Register Space
6-2
2014.06.30
- User Guide 1
- Contents 2
- Altera Corporation 10
- About This MegaCore Function 10
- Send Feedback 10
- High-Level Block Diagrams 10
- Figure 1-2: Multi-port MAC 11
- 10/100/1000-Mbps 12
- Ethernet MAC 12
- Optical Platform 14
- Copper Platform 14
- Release Information 18
- DescriptionItem 19
- Using the Parameter Editor 24
- Design Walkthrough 25
- Simulate the System 27
- Programming an FPGA Device 27
- Generated Files 28
- DescriptionFile Name 29
- Quartus II Pin 29
- Assignment 29
- Parameter Settings 30
- Ethernet MAC Options 31
- FIFO Options 33
- Timestamp Options 34
- PCS/Transceiver Options 34
- ParameterValueName 35
- Functional Description 37
- MAC Architecture 38
- MAC Interfaces 39
- MAC Transmit Datapath 40
- IP Payload Re-alignment 41
- Address Insertion 41
- Frame Payload Padding 41
- CRC-32 Generation 41
- Interpacket Gap Insertion 42
- MAC Receive Datapath 43
- ValueHash Code Bit 44
- Frame Type Validation 45
- Payload Pad Removal 46
- CRC Checking 46
- Length Checking 46
- Frame Writing 47
- IP Payload Alignment 47
- FIFO Buffer Thresholds 48
- Receive Thresholds 49
- Transmit Thresholds 51
- Congestion and Flow Control 52
- Magic Packets 53
- MAC Local Loopback 54
- MAC Error Correction Code 55
- MAC Reset 55
- PHY Management (MDIO) 56
- MDIO Connection 57
- MDIO Frame Format 57
- Gigabit Ethernet 58
- Programmable 10/100 Ethernet 59
- Transmit Operation 62
- Receive Operation 63
- SGMII Converter 64
- Auto-Negotiation 65
- SGMII Auto-Negotiation 66
- Ten-bit Interface 68
- PHY Loopback 69
- PHY Power-Down 69
- POWERDOWN 70
- 1000BASE-X PCS 70
- IEEE 1588v2 Features 72
- Time of Day 73
- IEEE 1588v2 Receive Datapath 74
- IEEE 1588v2 Frame Format 74
- 0..1500/9600 Octets 75
- 4 Octets 75
- CRC4 Octets 76
- 0..1500/9600 Octets Payload 76
- MAC Header 77
- UDP Header 77
- IP Header 77
- PTP Header 77
- Software Requirements 78
- Base Addresses 80
- IEEE 1588v2 Feature PMA Delay 100
- UG-01008 101
- 2014.06.30 101
- DescriptionR/WNameBit(s) 103
- DescriptionR/WNameBit 105
- 1000BASE-X 106
- Register Initialization 110
- Configuration Register Space 111
- Interface Signals 116
- Clock and Reset Signal 117
- MAC Control Interface Signals 118
- MAC Status Signals 118
- MAC Receive Interface Signals 119
- DescriptionBit 120
- DescriptionI/OName 123
- MII/GMII/RGMII Signals 124
- PHY Management Signals 125
- ECC Status Signals 126
- TBI Interface Signals 131
- Status LED Control Signals 132
- SERDES Control Signals 132
- Related Information 133
- SectionInterface Signal 135
- 1.25 Gbps Serial Interface 138
- Transceiver Native PHY Signal 138
- DescriptionWidthI/OSignal 141
- 1000BASE-X/SGMII PCS Signals 149
- PCS Control Interface Signals 150
- PCS Reset Signals 150
- SGMII Status Signals 152
- Avalon-ST Receive Interface 155
- IEEE 1588v2 Timestamp 162
- Design Considerations 163
- Configurations(1) 164
- Sharing Transceiver Quads 169
- Timing Constraints 171
- Recommended Clock Frequency 173
- 50–100CLK 174
- 1000BASE-X/SGMII PCS only 174
- 125REF_CLK 174
- 125TBI_TX_CLK 174
- 125TBI_RX_CLK 174
- Testbench 175
- Testbench Verification 176
- Testbench Configuration 177
- Test Flow 177
- Simulation Model 178
- Simulation Model Files 179
- Driver Architecture 180
- PHY Speed Bits 181
- Speed (Mbps) 181
- Using Jumbo Frames 183
- API Functions 184
- Constants 189
- DescriptionValueConstant 190
- Ethernet Frame Format 192
- Pause Frame Format 194
- Description 195
- XON_GENXOFF_GEN 195
- Simulation Parameters 196
- DefaultDescriptionParameter 197
- Test Configuration Parameters 198
- Time-of-Day (ToD) Clock 201
- ToD Clock Parameter Setting 202
- ToD Clock 203
- DescriptionR/WNameDword 205
- Adjusting ToD Clock Drift 206
- ToD Synchronizer 207
- ToD Synchronizer Block 208
- 32/6364/31516/6364/63Settings 209
- DescriptionValueName 209
- ToD Synchronizer Signals 210
- Packet Classifier 212
- Packet Classifier Signals 213
- Additional Information 217
- Document Revision History 218
- ChangesVersionDate 219
- How to Contact Altera 223
Verwandte Produkte und Handbücher für Messgeräte Altera Triple Speed Ethernet MegaCore Function
Messgeräte Altera OCT Bedienungsanleitung
(10 Seiten)
(10 Seiten)
Messgeräte Altera Embedded Systems Development Kit, Cyclone III Edit Bedienungsanleitung
(82 Seiten)
(82 Seiten)
Messgeräte Altera PHYLite Bedienungsanleitung
(61 Seiten)
(61 Seiten)
Messgeräte Altera Arria GX Bedienungsanleitung
(32 Seiten)
(32 Seiten)
Messgeräte Altera Arria V GX Bedienungsanleitung
(52 Seiten)
(52 Seiten)
© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.215 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern