Altera MAX 10 Embedded Memory Bedienungsanleitung Seite 46

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 71
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 45
ROM: 1-PORT IP Core References
6
2015.05.04
UG-M10MEMORY
Subscribe
Send Feedback
The ROM: 1-PORT IP core implements the single-port ROM memory mode.
Figure 6-1: ROM: 1-PORT IP Core Signals with the Single Clock Option Enabled
addressstall_a
clock
clken
q[]
inaclr
address[]
rden
outaclr
©
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Seitenansicht 45
1 2 ... 41 42 43 44 45 46 47 48 49 50 51 ... 70 71

Kommentare zu diesen Handbüchern

Keine Kommentare