Altera CPRI v6.0 MegaCore Function Bedienungsanleitung Seite 55
- Seite / 115
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
Figure 3-17: Direct VS TX Timing Diagram
Expected behavior on the direct VS TX interface of a CPRI v6.0 IP core running at 0.6144 Gbps.
The aux_tx_x signal is not part of this interface and is available only if you turn on the AUX interface in
your CPRI v6.0 IP core variation. However, its presence in the timing diagram explains the timing of the
vs_tx_ready output signal that you use to identify the clock cycles when you can write VS data to the
CPRI frame.
The aux_tx_x[7:0] signal (labelled simply aux_tx_x) holds the eight-bit index of the basic frame in the
hyperframe, from the perspective of the AUX interface. The subchannel index is the control word index
modulo 64, available in aux_tx_x[5:0] if you turn on the AUX interface in your CPRI IP core.
Note that the write latency is one cpri_clkout clock cycle in this example.
cpri_clkout
79
80
81 124
125
15
16
17 60
61
0000 1000 000000001000
X 1000 XX1000
X (D2)XXX XX(D1)XXX
aux_tx_x
aux_tx_x[5:0]
vs_tx_ready[3:0]
vs_tx_valid[3:0]
vs_tx_data[31:0]
Auxiliary latency cycle(s) == 0
Pointer-P = 60
Related Information
Avalon Interface Specifications
For more information about the Avalon-ST protocol, including timing diagrams, refer to the Avalon
Streaming Interfaces chapter.
Real-Time Vendor Specific Interface
If you turn on Enable real-time vendor specific interface (R-16A) in the CPRI v6.0 parameter editor, the
real-time vendor specific interface is available. This interface allows direct access to the Real Time Vendor
Specific words in the CPRI hyperframe. Check the rtvs_rx_valid and rtvs_tx_ready signals to ensure
you read and write this interface at the time that corresponds to the correct position in the CPRI frame. If
you implement the AUX interface, you can read the value on the aux_rx_seq or aux_tx_seq output
signal to identify the current position in the frame.
This option is only available if you specify a CPRI line bit rate of 10.1376 Gbps for your IP core.
This interface is Avalon-ST compliant with a read latency value of 1.
You can alter the transmit write latency with the Auxiliary latency cycle(s) parameter.
UG-01156
2014.08.18
Real-Time Vendor Specific Interface
3-25
Functional Description
Altera Corporation
Send Feedback
- 101 Innovation Drive 1
- San Jose, CA 95134 1
- Contents 2
- About the CPRI v6.0 IP Core 5
- Device Family Support 7
- IP Core Verification 8
- Release Information 10
- Related Information 11
- Installation and Licensing 13
- 2014.08.18 14
- File Name Description 15
- CPRI v6.0 IP Core Parameters 18
- Parameter Range Default 20
- Parameter Description 20
- Adding the Clean-Up PLL 23
- Adding the External TX PLL 24
- Simulating Altera IP Cores 27
- Understanding the Testbench 28
- Running the Testbench 28
- Parameter Value 29
- Functional Description 31
- Information 35
- AUX Interface 39
- AUX Interface Signals 40
- AUX RX Interface Data Signals 41
- AUX TX Interface Data Signals 42
- AUX Interface Synchronization 47
- Auxiliary Latency Cycles 47
- Direct IQ Interface 51
- Direct HDLC Serial Interface 57
- RX MII Signals 62
- TX MII Signals 63
- MII Status Signals 64
- CPU Interface Signals 66
- Specifying the Control Word 67
- Auto-Rate Negotiation 70
- Extended Delay Measurement 71
- Resolution 72
- Deterministic Latency 73
- CPRI Link 75
- Interface to the External PLL 78
- Testing Features 79
- CPRI v6.0 IP Core Signals 82
- Clock Name 86
- Direction 86
- CPRI v6.0 IP Core Registers 90
- 2015.02.16 91
- INTR Register 92
- L1_STATUS Register 92
- L1_CONFIG Register 93
- BIT_RATE_CONFIG Register 94
- PROT_VER Register 95
- TX_SCR Register 96
- RX_SCR Register 96
- CM_CONFIG Register 97
- CM_STATUS Register 98
- START_UP_SEQ Register 98
- START_UP_TIMER Register 99
- FLSAR Register 100
- CTRL_INDEX Register 100
- TX_CTRL Register 101
- RX_CTRL Register 102
- RX_ERR Register 102
- LOOPBACK Register 103
- RX_BFN Register 103
- Bits Field Name Type Value on 104
- Description 104
- TX_DELAY Register 105
- RX_DELAY Register 106
- TX_EX_DELAY Register 107
- RX_EX_DELAY Register 107
- ROUND_TRIP_DELAY Register 108
- XCVR_BITSLIP Register 108
- UG-01156 110
- Subscribe 110
- Send Feedback 110
- Altera Corporation 112
- Additional Information 113
- How to Contact Altera 114
- Typographic Conventions 114
- Visual Cue Meaning 115
Verwandte Produkte und Handbücher für Messgeräte Altera CPRI v6.0 MegaCore Function
(50 Seiten)© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.024 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern