Altera Cyclone V GX FPGA Development Board Bedienungsanleitung PDF herunterladen (Seite 37)

Chapter 2: Board Components 2–29

Components and Interfaces

May 2013 Altera Corporation Cyclone V GX FPGA Development Board

Reference Manual

HSMA_TX_P1

P4 1.5-V PCML Transceiver TX bit 1

HSMA_RX_P1

R2 1.5-V PCML Transceiver RX bit 1

HSMA_TX_N1

P3 1.5-V PCML Transceiver TX bit 1n

HSMA_RX_N1

R1 1.5-V PCML Transceiver RX bit 1n

HSMA_TX_P0

T4 1.5-V PCML Transceiver TX bit 0

HSMA_RX_P0

U2 1.5-V PCML Transceiver RX bit 0

HSMA_TX_N0

T3 1.5-V PCML Transceiver TX bit 0n

HSMA_RX_N0

U1 1.5-V PCML Transceiver RX bit 0n

HSMA_SDA

H14 2.5-V CMOS Management serial data

HSMA_SCL

J14 2.5-V CMOS Management serial clock

JTAG_TCK

AC7 2.5-V CMOS JTAG clock signal

HSMA_JTAG_TMS

— 2.5-V CMOS JTAG mode select signal

HSMA_JTAG_TDO

— 2.5-V CMOS JTAG data output

JTAG_FPGA_TDO_RETIMER

— 2.5-V CMOS JTAG data input

HSMA_CLK_OUT0

J19 2.5-V CMOS Dedicated CMOS clock out

HSMA_CLK_IN0

L15 2.5-V CMOS Dedicated CMOS clock in

HSMA_D0

K16 2.5-V CMOS Dedicated CMOS I/O bit 0

HSMA_D1

L18 2.5-V CMOS Dedicated CMOS I/O bit 1

HSMA_D2

K18 2.5-V CMOS Dedicated CMOS I/O bit 2

HSMA_D3

K17 2.5-V CMOS Dedicated CMOS I/O bit 3

HSMA_TX_D_P0

D12 LVDS or 2.5-V LVDS TX bit 0 or CMOS bit 4

HSMA_RX_D_P0

E11 LVDS or 2.5-V LVDS RX bit 0 or CMOS bit 5

HSMA_TX_D_N0

C12 LVDS or 2.5-V LVDS TX bit 0n or CMOS bit 6

HSMA_RX_D_N0

D10 LVDS or 2.5-V LVDS RX bit 0n or CMOS bit 7

HSMA_TX_D_P1

D14 LVDS or 2.5-V LVDS TX bit 1 or CMOS bit 8

HSMA_RX_D_P1

H12 LVDS or 2.5-V LVDS RX bit 1 or CMOS bit 9

HSMA_TX_D_N1

C14 LVDS or 2.5-V LVDS TX bit 1n or CMOS bit 10

HSMA_RX_D_N1

G12 LVDS or 2.5-V LVDS RX bit 1n or CMOS bit 11

HSMA_TX_D_P2

B13 LVDS or 2.5-V LVDS TX bit 2 or CMOS bit 12

HSMA_RX_D_P2

E12 LVDS or 2.5-V LVDS RX bit 2 or CMOS bit 13

HSMA_TX_D_N2

A13 LVDS or 2.5-V LVDS TX bit 2n or CMOS bit 14

HSMA_RX_D_N2

D13 LVDS or 2.5-V LVDS RX bit 2n or CMOS bit 15

HSMA_TX_D_P3

B14 LVDS or 2.5-V LVDS TX bit 3 or CMOS bit 16

HSMA_RX_D_P3

G14 LVDS or 2.5-V LVDS RX bit 3 or CMOS bit 17

HSMA_TX_D_N3

A14 LVDS or 2.5-V LVDS TX bit 3n or CMOS bit 18

HSMA_RX_D_N3

F14 LVDS or 2.5-V LVDS RX bit 3n or CMOS bit 19

HSMA_TX_D_P4

A16 LVDS or 2.5-V LVDS TX bit 4 or CMOS bit 20

HSMA_RX_D_P4

F15 LVDS or 2.5-V LVDS RX bit 4 or CMOS bit 21

HSMA_TX_D_N4

A15 LVDS or 2.5-V LVDS TX bit 4n or CMOS bit 22

Table 2–24. HSMC Interface Pin Assignments, Schematic Signal Names, and Functions (Part 2 of 4)

Board

Reference (J1)

Schematic Signal Name

Cyclone V GX

Pin Number

I/O Standard Description

1 2 ... 32 33 34 35 36 37 38 39 40 41 42 ... 59 60

Kommentare zu diesen Handbüchern

Keine Kommentare

Altera Cyclone V GX FPGA Development Board Bedienungsanleitung Seite 37

Kommentare zu diesen Handbüchern

Verwandte Produkte und Handbücher für Messgeräte Altera Cyclone V GX FPGA Development Board