Altera Stratix IV GX FPGA Development Board Bedienungsanleitung PDF herunterladen (Seite 66)

2–58 Chapter 2: Board Components

Memory

Stratix IV GX FPGA Development Board August 2012 Altera Corporation

Reference Manual

Table 2–53 lists the QDRII+ top port 1 component reference and manufacturing

information.

SSRAM

The Synchronous Static Random Access Memory (SSRAM) device consists of a single

standard synchronous SRAM, providing 2 MB with a 36-bit data bus. This device is

part of the shared FSM Bus, which connects to the flash memory, SSRAM, and the

MAX

II CPLD EPM2210 System Controller.

The device speed is 250 MHz single-data-rate. There is no minimum speed for this

device. The theoretical bandwidth of this 32-bit memory interface is 8.0 Gbps for

continuous bursts. The read latency for any address is two clocks, in which at

250 MHz, the latency is 10 ns and at 50 MHz, the latency is 40 ns. The write latency is

one clock.

Table 2–54 lists the SSRAM pin assignments, signal names, and functions. The signal

names and types are relative to the Stratix IV GX device in terms of I/O setting and

direction.

Table 2–53. QDRII+ Top Port 1 Component Reference and Manufacturing Information

Board

Reference

Description Manufacturer

Manufacturing

Part Number

Manufacturer

Website

U7 QDRII+, 4 M × 18, 400 MHZ

Cypress CY7C2563KV18-400BZXC www.cypress.com

NEC uPD44647186AF5-E22-FQ1 www.nec.com

Samsung K7S3218U4C-EC40 www.samsung.com

Table 2–54. SSRAM Pin Assignments, Schematic Signal Names, and Functions (Part 1 of 3)

Board Reference Description

Schematic Signal Name

I/O Standard

Stratix IV GX Device

Pin Number

U30.P2 Address bus (576 M expansion)

FSM_A25

2.5-V AP30

U30.C10 Address bus (288 M expansion)

FSM_A24

2.5-V AN30

U30.B11 Address bus (144 M expansion)

FSM_A23

2.5-V AL31

U30.A1 Address bus (72 M expansion)

FSM_A22

2.5-V AK31

U30.B1 Address bus (36 M expansion)

FSM_A21

2.5-V AR32

U30.R11 Address bus

FSM_A20

2.5-V AP32

U30.R10 Address bus

FSM_A19

2.5-V AH29

U30.R9 Address bus

FSM_A18

2.5-V AG29

U30.R8 Address bus

FSM_A17

2.5-V AR35

U30.R4 Address bus

FSM_A16

2.5-V AP35

U30.R3 Address bus

FSM_A15

2.5-V AL32

U30.P11 Address bus

FSM_A14

2.5-V AK32

U30.P10 Address bus

FSM_A13

2.5-V AU33

U30.P9 Address bus

FSM_A12

2.5-V AT33

U30.P8 Address bus

FSM_A11

2.5-V AH30

U30.P4 Address bus

FSM_A10

2.5-V AJ31

U30.P3 Address bus

FSM_A9

2.5-V AR34

1 2 ... 61 62 63 64 65 66 67 68 69 70 71 ... 81 82

Kommentare zu diesen Handbüchern

Keine Kommentare

Altera Stratix IV GX FPGA Development Board Bedienungsanleitung Seite 66

Kommentare zu diesen Handbüchern

Verwandte Produkte und Handbücher für Messgeräte Altera Stratix IV GX FPGA Development Board