Altera Stratix V Advanced Systems Bedienungsanleitung Seite 26

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 42
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 25
5–8 Chapter 5: Board Test System
Using the Board Test System
Stratix V Advanced Systems Development Kit February 2013 Altera Corporation
User Guide
Figure 5–5 shows the FMC/C2C tab.
1 For factory testing, you must have an FMC loopback card installed on the FMC
connector (J8) for this test to work correctly. Altera recommends the Acquitek FMC
Loopback Test Mezzanine (part number AF101). Otherwise, set the PMA setting tab to
test internal loopback mode (serial loopback = 1).
The following sections describe the controls on the FMC/C2C tab.
Status
The Status control displays the following status information during the loopback test:
PLL lock—Shows the PLL locked or unlocked state.
Channel lock—Shows the channel locked or unlocked state. When locked, all
lanes are word aligned and channel bonded.
Pattern sync—Shows the pattern synced or not synced state. The pattern is
considered synced when the start of the data sequence is detected.
Figure 5–5. The FMC/C2C Tab
Seitenansicht 25
1 2 ... 21 22 23 24 25 26 27 28 29 30 31 ... 41 42

Kommentare zu diesen Handbüchern

Keine Kommentare