Altera DDR SDRAM Controller Handbücher

Bedienungsanleitungen und Benutzerhandbücher für Messgeräte Altera DDR SDRAM Controller.
Wir stellen 1 PDF-Handbücher Altera DDR SDRAM Controller zum kostenlosen herunterladen nach Dokumenttypen zur Verfügung Bedienungsanleitung


Inhaltsverzeichnis

101 Innovation Drive

1

San Jose, CA 95134

1

Software Version: 9.0

1

Document Date: March 2009

1

UG-DDRSDRAM-10.0

2

Contents

3

1. About This Compiler

5

Features

6

General Description

6

Note to Figure 1–1:

7

Note to Table 1–3:

8

Installation and Licensing

9

OpenCore Plus Evaluation

10

2. Getting Started

11

SOPC Builder Design Flow

12

Parameterize

14

Constraints

15

Add/Update Component

15

Create Your Top-Level Design

16

Edit the PLL

17

Program a Device

18

Figure 2–1. System Naming

24

Set Up Simulation

25

Generate

25

Simulate the Example Design

27

Notes to Table 2–2:

29

Notes to Table 2–3:

30

Notes to Table 2–4:

31

Compile the Example Design

32

Implement Your Design

34

Set Up Licensing

35

Control Logic

37

Datapath

38

Device-Level Description

41

Figure 3–3. Datapath Timing

42

Designing Your Own Controller

43

DQS Group Block Diagrams

44

Notes to Figure 3–4:

45

Notes to Figure 3–5:

46

Notes to Figure 3–6:

47

Notes to Figure 3–7:

48

PLL Configurations

49

Stratix II Device

50

Stratix Device

51

Cyclone II Device

51

Cyclone Device

51

DLL Configurations

52

Example Design

52

Notes to Table 3–5:

53

Interface Description

55

Figure 3–13. Writes

56

Interfaces & Signals

57

DDR SDRAM

58

Interface

58

Local Interface

58

[1] [3][2] [5][4]

58

[1] [2] [3] [4] [6][5]

59

User Refresh Control

60

200 clock cycles

63

Note to Table 3–7:

65

Parameters

67

Controller

69

Note to Table 3–15:

71

Controller Timings

73

Memory Timings

74

Board Timings

75

Project Settings

76

Manual Timings

77

Simulation Testing

77

Hardware Testing

77

(MT46V8M16-75Z)

78

A. Manual Timing Settings

79

Resynchronization

82

Resynchronization Registers

83

Notes to Figure A–2:

84

Notes to Figure A–3:

85

Notes to Figure A–4:

86

Notes to Table A–5:

87

Note to Figure A–5:

87

DQS Postamble

88

Postamble Logic

89

System Clock

90

Postamble

90

Examples

91

Board, Cyclone II Edition

95

D. Maximizing Performance

101

Adjust the PLL Phases

102

Assign Pins

102

Place the Fedback PLL

102

Update the PLL Phases

103

Additional Information

105

Typographic Conventions

106

Preliminary

106





Weitere Produkte und Handbücher für Messgeräte Altera

Modelle Dokumententyp
DDR Timing Wizard Bedienungsanleitung   Altera DDR Timing Wizard User Manual, 92 Seiten
Designing With Low-Level Primitives Bedienungsanleitung   Altera Designing With Low-Level Primitives User Manual, 56 Seiten
Device-Specific Power Delivery Network Bedienungsanleitung   Altera Device-Specific Power Delivery Network User Manual, 32 Seiten
Double Data Rate I/O Bedienungsanleitung   Altera Double Data Rate I/O User Manual, 22 Seiten
DQ (ALTDQ) Bedienungsanleitung   Altera DQ (ALTDQ) User Manual, 31 Seiten
DSP Development Kit, Cyclone II Edition Getting St Bedienungsanleitung   Altera DSP Development Kit, Cyclone II Edition Getting Started User Manual, 32 Seiten
DSP Development Kit, Stratix & Stratix Profess Bedienungsanleitung   Altera DSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Manual, 26 Seiten
Dynamic Calibrated On-Chip Termination Bedienungsanleitung   Altera Dynamic Calibrated On-Chip Termination User Manual, 19 Seiten
DSP Development Kit, Stratix V Edition Bedienungsanleitung   Altera DSP Development Kit, Stratix V Edition User Manual, 58 Seiten
Early SSN Estimator Bedienungsanleitung   Altera Early SSN Estimator User Manual, 16 Seiten
DisplayPort MegaCore Function Bedienungsanleitung   Altera DisplayPort MegaCore Function User Manual, 195 Seiten
EthernetBlaster II Bedienungsanleitung   Altera EthernetBlaster II User Manual, 32 Seiten
FIR Compiler II MegaCore Function Bedienungsanleitung   Altera FIR Compiler II MegaCore Function User Manual, 57 Seiten
First-In-First-Out Partitioner Bedienungsanleitung   Altera First-In-First-Out Partitioner User Manual, 22 Seiten
FIR Compiler Bedienungsanleitung   Altera FIR Compiler User Manual, 76 Seiten
External Memory PHY Interface Bedienungsanleitung   Altera External Memory PHY Interface User Manual, 83 Seiten
HardCopy II Clock Uncertainty Calculator Bedienungsanleitung   Altera HardCopy II Clock Uncertainty Calculator User Manual, 62 Seiten
I/O Buffer (ALTIOBUF) IP Core Bedienungsanleitung   Altera I/O Buffer (ALTIOBUF) IP Core User Manual, 30 Seiten
HyperTransport MegaCore Function Bedienungsanleitung   Altera HyperTransport MegaCore Function User Manual, 76 Seiten
Interlaken MegaCore Function Bedienungsanleitung   Altera Interlaken MegaCore Function User Manual, 90 Seiten