Altera Arria V GX FPGA Development Board Bedienungsanleitung PDF herunterladen (Seite 73)

Chapter 2: Board Components 2–63

Memory

November 2013 Altera Corporation Arria V GX FPGA Development Board

Reference Manual

DDR3B/C for FPGA 2

The development board supports a 16Mx64x8 bank DDR3 SDRAM interface on

FPGA 2 for very high-speed sequential memory access. The 64-bit data bus consists of

four x16 devices with a single address or command bus. This interface connects to the

vertical I/O banks on the top edge of the FPGA.

This DDR3 SDRAM has two interface options. The first option is a x32 interface using

a memory hard controller. The second option is a x64 interface using a memory soft

controller.

Table 2–55 lists the DDR3B (x32 hard controller) pin assignments, signal names, and

functions. The signal names and types are relative to the Arria V GX FPGA in terms of

I/O setting and direction.

DDR3A_DQ11

H31 1.5-V SSTL Class I Data bus byte lane

DDR3A_DQ12

B31 1.5-V SSTL Class I Data bus byte lane

DDR3A_DQ13

E31 1.5-V SSTL Class I Data bus byte lane

DDR3A_DQ14

A31 1.5-V SSTL Class I Data bus byte lane

DDR3A_DQ15

C31 1.5-V SSTL Class I Data bus byte lane

DDR3A_DQS_N0

M33 1.5-V SSTL Class I Data strobe N byte lane

DDR3A_DQS_N1

B33 1.5-V SSTL Class I Data strobe N byte lane

DDR3A_DQS_P0

L33 1.5-V SSTL Class I Data strobe P byte lane

DDR3A_DQS_P1

N30 1.5-V SSTL Class I Data strobe P byte lane

DDR3A_ZQ01

— 1.5-V SSTL Class I ZQ impedance calibration

Table 2–54. DDR3A Devices Pin Assignments, Schematic Signal Names, and Functions (Part 5 of 5)

Board Reference

Schematic

Signal Name

Arria V GX FPGA

Pin Number

I/O Standard Description

Table 2–55. DDR3 x32 Devices Pin Assignments, Schematic Signal Names, and Functions (Part 1 of 3)

Board Reference

Schematic

Signal Name

Arria V GX FPGA

Pin Number

I/O Standard Description

DDR3B (U6, U12)

DDR3B_A0

B31 1.5-V SSTL Class I Address bus

DDR3B_A1

A30 1.5-V SSTL Class I Address bus

DDR3B_A2

A31 1.5-V SSTL Class I Address bus

DDR3B_A3

A32 1.5-V SSTL Class I Address bus

DDR3B_A4

A33 1.5-V SSTL Class I Address bus

DDR3B_A5

B33 1.5-V SSTL Class I Address bus

DDR3B_A6

H31 1.5-V SSTL Class I Address bus

DDR3B_A7

J31 1.5-V SSTL Class I Address bus

DDR3B_A8

C31 1.5-V SSTL Class I Address bus

DDR3B_A9

D31 1.5-V SSTL Class I Address bus

DDR3B_A10

C32 1.5-V SSTL Class I Address bus

DDR3B_A11

D32 1.5-V SSTL Class I Address bus

DDR3B_A12

N31 1.5-V SSTL Class I Address bus

1 2 ... 68 69 70 71 72 73 74 75 76 77 78 ... 89 90

Kommentare zu diesen Handbüchern

Keine Kommentare

Altera Arria V GX FPGA Development Board Bedienungsanleitung Seite 73

Kommentare zu diesen Handbüchern

Verwandte Produkte und Handbücher für Messgeräte Altera Arria V GX FPGA Development Board