Altera Stratix V Avalon-ST Bedienungsanleitung Seite 177
- Seite / 293
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
The following list summarizes the behavior of the Transaction Layer error handling in Configuration
Space Bypass Mode:
• The Translation Layer discards malformed TLPs. The err_tlmalf output signal is asserted to indicate
this error. The Transaction Layer also logs this error in the Uncorrectable Error Status, AER
Header Log, and First Error Pointer Registers. The Transaction Layer’s definition of malformed
TLPs is same in normal and Configuration Space Bypass modes.
• Unsupported Requests are not recognized by the Transaction Layer. The Application Layer must
identify unsupported requests.
• Unexpected completions are not recognized by the Transaction Layer. The Application Layer must
identify unexpected completions.
• You can use the Transaction Layer’s ECRC checker in Configuration Space Bypass mode. If you enable
ECRC checking with the r x_ecrcchk_pld input signal and the Transaction Layer detects an ECRC
error, the Transaction Layer asserts the rx_st_ecrcerr output signal with the TLP on the Avalon-ST
RX interface. The Application Layer must handle the error. If ECRC generation is enabled, the core
generates ECRC and appends it to the end of the TX TLP from the Application Layer. Refer to
Table 12–1 on page 12–2 and Table 12–2 on page 12–3 for additional information.
• The Transaction Layer sends poisoned TLPs on the Avalon-ST RX interface for completions and error
handling by the Application Layer. These errors are not logged in the Configuration Space error
registers.
• The Transaction Layer discards TLPs that violate RX credit limits. The Transaction Layers signals this
error by asserting the err_tlrcvovf output signal and logging it in the Uncorrectable Error
Status, AER Header Log, and First Error Pointer Registers.
• The Transaction Layer indicates Data Link and internal errors with the real-time error output signals
cfgbp_err_*. These errors are also logged in the Uncorrectable Error Status, AER Header Log,
and First Error Pointer Registers.
The Transaction Layer uses error flags to signal the Application Layer with real-time error status output
signals. The Application Layer can monitor these flags to determine when the Transaction Layer has
detected a Malformed TLP, Corrected Error, or internal error. In addition, the Application Layer can read
the Transaction Layer’s AER information such as AER Header Log and First Error Pointer
Registers using the LMI bus.
10-10
Error Checking and Handling in Configuration Space Bypass Mode
UG-01097_avst
2014.08.18
Altera Corporation
IP Core Architecture
Send Feedback
- User Guide 1
- Datasheet 2
- Features 3
- Interface 4
- Release Information 7
- Device Family Support 7
- UG-01097_avst 10
- 2014.12.15 10
- Debug Features 11
- IP Core Verification 11
- Recommended Speed Grades 12
- • All Development Kits 14
- PCI Express 15
- Qsys Design Flow 16
- Generating the Testbench 17
- Simulating the Example Design 18
- Directory Description 19
- Time TLP Type Payload 19
- TLP Header 19
- Modifying the Example Design 23
- Separate Component 24
- Generating the Qsys System 27
- Parameter Value 28
- Parameter Settings 38
- Parameter Value Description 39
- Device Capabilities 45
- Error Reporting 47
- Link Capabilities 48
- MSI and MSI-X Capabilities 49
- Slot Capabilities 50
- Power Management 51
- PHY Characteristics 52
- Avalon‑ST RX Interface 54
- Packet TLP 59
- Aligned Addresses 64
- Single Packet Per Cycle 67
- Avalon-ST TX Interface 70
- Data 0 Header 2 83
- Clock Signals 85
- ECRC Forwarding 90
- Error Signals 90
- Interrupts for Endpoints 91
- Completion Side Band Signals 93
- Signal Directi 94
- Description 94
- Related Information 101
- Parity Signals 102
- LMI Signals 103
- Signal Direction Description 104
- Altera Corporation 107
- Send Feedback 107
- Field and Bit Map 112
- 0134678951 112
- Bit(s) Field Description 113
- Power Management Signals 115
- 15 011623 8 2791213142431 117
- Transceiver Reconfiguration 118
- Serial Data Signals 119
- PIPE Interface Signals 123
- Test Signals 128
- Registers 129
- Altera-Defined VSEC Registers 137
- CvP Registers 138
- 2014.08.18 139
- Bits Register Description 142
- Reset and Clocks 145
- Example Design 146
- Hard IP for PCI Express 146
- Clock Domains 149
- Data Rate Frequency 150
- Clock Summary 152
- Interrupts 153
- MSI Interrupts 154
- Allocated 155
- Implementing MSI-X Interrupts 156
- Legacy Interrupts 158
- Interrupts for Root Ports 159
- Error Handling 160
- Physical Layer Errors 161
- Data Link Layer Errors 161
- Transaction Layer Errors 162
- Error Type Description 163
- Status Bit Conditions 166
- IP Core Architecture 168
- Hard IP for PCI Express 169
- Top-Level Interfaces 170
- Avalon-ST Interface 170
- Clocks and Reset 171
- Hard IP Reconfiguration 171
- Transaction Layer 172
- Configuration Space 173
- (Soft Logic) 175
- Altera FPGA 175
- Protocol Extensions Supported 179
- Data Link Layer 179
- Physical Layer 181
- TX Packets 182
- Supported Message Types 184
- INTX Messages 184
- Power Management Messages 185
- Error Signaling Messages 186
- Locked Transaction Message 187
- Slot Power Limit Message 187
- Vendor-Defined Messages 187
- Hot Plug Messages 188
- Receive Buffer Reordering 190
- Using Relaxed Ordering 192
- Throughput Optimization 195
- Throughput of Posted Writes 197
- Design Implementation 199
- CONF_DONE 200
- Endpoint Reset 200
- Root Port Reset 200
- SDC Timing Constraints 201
- Optional Features 203
- ECRC on the RX Path 204
- ECRC on the TX Path 205
- Subscribe 208
- Testbench and Design Example 212
- Root Port Testbench 215
- Chaining DMA Design Examples 215
- Root Complex 217
- Chaining DMA 217
- Hard IP for 217
- BAR/Address Map 220
- Memory BAR Mapping 221
- Bit Field Description 222
- Addr Register Name 222
- Offset to Base 225
- Descriptor Type Description 225
- Byte Address 225
- Bits[21:18] Bit[17] Bit[16] 226
- Descriptor Field Endpoint 226
- RC Access Description 226
- Test Driver Module 227
- DMA Write Cycles 228
- Shared Memory 229
- DMA Read Cycles 230
- Registers (BAR2) 231
- Root Port Design Example 232
- Root Port 233
- Variation 233
- (variation_name.v) 233
- Root Port BFM 234
- BFM Configuration Procedures 235
- BFM Request Interface 235
- BFM Memory Map 236
- Offset (Bytes) Description 238
- BFM Procedures and Functions 242
- Location altpcietb_bfm_rdwr.v 243
- Express address 244
- Shared Memory Constants 251
- Constant Description 252
- Location 257
- Debugging Simulations 269
- Debugging 270
- Setting Up Simulation 276
- Use Third-Party PCIe Analyzer 277
- BIOS Enumeration Issues 277
- Address[31:2] 278
- Figure A-6: I/O Read Request 280
- 7 6 5 4 3 2 1 0 284
- Core Config 8 4 1 284
- Additional Information 286
- Date Version Changes Made 287
- How to Contact Altera 290
- Typographic Conventions 291
- Visual Cue Meaning 292
Verwandte Produkte und Handbücher für Messgeräte Altera Stratix V Avalon-ST
(66 Seiten)© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.068 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern