Altera PowerPlay Early Power Estimator Bedienungsanleitung PDF herunterladen (Seite 27)

Altera Corporation 3–11

October 2005 PowerPlay Early Power Estimator User Guide: Stratix, Stratix GX & Cyclone FPGAs

Using PowerPlay Early Power Estimator for Stratix, Stratix GX & Cyclone FPGAs

Figure 3–10. Phase-Locked Loops (PLLs) Usage in Compilation Report

Figure 3–11. Phase-Locked Loops (PLLs) Section in the Stratix PowerPlay Early Power Estimator

RAM Blocks

Stratix and Stratix GX device TriMatrix

™

memory consists of three types

of RAM blocks:

■ M512 blocks

1 2 ... 22 23 24 25 26 27 28 29 30 31 32 ... 39 40

Keine Kommentare

Altera PowerPlay Early Power Estimator Bedienungsanleitung Seite 27