Altera Stratix GX Betriebsanweisung PDF herunterladen (Seite 7)

December 2014 Altera Corporation Stratix V GX FPGA Development Kit

User Guide

1. About This Kit

The Altera

Stratix

V GX FPGA Development Kit is a complete design environment

that includes both the hardware and software you need to develop Stratix V GX

FPGA designs. The following list describes what you can accomplish with the kit:

■ Test signal quality of the FPGA transceiver I/Os (10 Gbps+).

■ Develop and test PCI Express

(PCIe) 3.0 designs.

■ Develop and test memory subsystems consisting of SyncFlash, DDR3, and

QDRII+.

■ Develop and test SDI with the embedded 75-ohm 3G SDI transceivers.

■ Develop embedded designs utilizing the Nios

II processor and external memory.

■ Develop and test network designs utilizing Triple Speed Ethernet MegaCore

and

external RJ-45 jack.

■ Develop and test optical networking designs using

■ 10G and 40G Ethernet MAC MegaCores.

■ Quad small form factor pluggable (QSFP) optical interface.

■ Take advantage of the modular and scalable design by using the high-speed

mezzanine card (HSMC) connectors to interface to over 40 different HSMCs

provided by Altera partners, supporting protocols such as Serial RapidIO

10 Gigabit Ethernet, SONET, Common Public Radio Interface (CPRI), Open Base

Station Architecture Initiative (OBSAI) and others.

■ Measure the FPGA's power consumption.

■ Control twelve different programmable clock oscillators using the Clock Control

GUI.

Kit Features

This section briefly describes the Stratix V GX FPGA Development Kit contents.

Hardware

The Stratix V GX FPGA Development Kit includes the following hardware:

■ Stratix V GX FPGA development board—A development platform that allows you

to develop and prototype hardware designs running on the Stratix V GX FPGA.

f For detailed information about the board components and interfaces, refer

to the Stratix V GX FPGA Development Board Reference Manual.

■ HSMC loopback board—A daughtercard that allows for loopback testing all

signals on the HSMC interface using the Board Test System.

1 2 3 4 5 6 7 8 9 10 11 12 ... 57 58

Keine Kommentare

Altera Stratix GX Betriebsanweisung Seite 7