Altera Stratix IV GX FPGA Development Board Bedienungsanleitung PDF herunterladen (Seite 50)

2–42 Chapter 2: Board Components

Components and Interfaces

Stratix IV GX FPGA Development Board, 530 Edition Reference Manual November 2010 Altera Corporation

J2.116 LVDS RX bit 10n or CMOS bit 51

HSMB_RX_D_N10

LVDS or 2.5-V

J2.119 LVDS TX bit 11 or CMOS bit 52

HSMB_TX_D_P11

J2.120 LVDS RX bit 11 or CMOS bit 53

HSMB_RX_D_P11

J2.121 LVDS TX bit 11n or CMOS bit 54

HSMB_TX_D_N11

J2.122 LVDS RX bit 11n or CMOS bit 55

HSMB_RX_D_N11

J2.125 LVDS TX bit 12 or CMOS bit 56

HSMB_TX_D_P12

J2.126 LVDS RX bit 12 or CMOS bit 57

HSMB_RX_D_P12

J2.127 LVDS TX bit 12n or CMOS bit 58

HSMB_TX_D_N12

J2.128 LVDS RX bit 12n or CMOS bit 59

HSMB_RX_D_N12

J2.131 LVDS TX bit 13 or CMOS bit 60

HSMB_TX_D_P13

M10

J2.132 LVDS RX bit 13 or CMOS bit 61

HSMB_RX_D_P13

J2.133 LVDS TX bit 13n or CMOS bit 62

HSMB_TX_D_N13

L10

J2.134 LVDS RX bit 13n or CMOS bit 63

HSMB_RX_D_N13

J2.137 LVDS TX bit 14 or CMOS bit 64

HSMB_TX_D_P14

R12

J2.138 LVDS RX bit 14 or CMOS bit 65

HSMB_RX_D_P14

J2.139 LVDS TX bit 14n or CMOS bit 66

HSMB_TX_D_N14

R11

J2.140 LVDS RX bit 14n or CMOS bit 67

HSMB_RX_D_N14

J2.143 LVDS TX bit 15 or CMOS bit 68

HSMB_TX_D_P15

T13

J2.144 LVDS RX bit 15 or CMOS bit 69

HSMB_RX_D_P15

J2.145 LVDS TX bit 15n or CMOS bit 70

HSMB_TX_D_N15

T12

J2.146 LVDS RX bit 15n or CMOS bit 71

HSMB_RX_D_N15

J2.149 LVDS TX bit 16 or CMOS bit 72

HSMB_TX_D_P16

R13

J2.150 LVDS RX bit 16 or CMOS bit 73

HSMB_RX_D_P16

F10

J2.151 LVDS TX bit 16n or CMOS bit 74

HSMB_TX_D_N16

P13

J2.152 LVDS RX bit 16n or CMOS bit 75

HSMB_RX_D_N16

E10

J2.155 LVDS or CMOS clock out 2 or CMOS bit 76

HSMB_CLK_OUT_P2

K10

J2.156 LVDS or CMOS clock in 2 or CMOS bit 77

HSMB_CLK_IN_P2

J2.157 LVDS or CMOS clock out 2 or CMOS bit 78

HSMB_CLK_OUT_N2

J10

J2.158 LVDS or CMOS clock in 2 or CMOS bit 79

HSMB_CLK_IN_N2

J2.160 HSMC Port B presence detect

HSMB_PRSNTn

2.5-V

D15

User LED to show RX data activity on

HSMC Port B

HSMB_RX_LED

AT10

D14

User LED to show TX data activity on HSMC

Port B

HSMB_TX_LED

AH33

Table 2–38. HSMC Port B Pin Assignments, Schematic Signal Names, and Functions (Part 4 of 4)

Board

Reference

Description Schematic Signal

Name

I/O Standard

Stratix IV GX

Device

Pin Number

1 2 ... 45 46 47 48 49 50 51 52 53 54 55 ... 77 78

Kommentare zu diesen Handbüchern

Keine Kommentare

Altera Stratix IV GX FPGA Development Board Bedienungsanleitung Seite 50

Kommentare zu diesen Handbüchern

Verwandte Produkte und Handbücher für Messgeräte Altera Stratix IV GX FPGA Development Board