Altera Stratix IV E FPGA Development Board Bedienungsanleitung Seite 21

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 72
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 20
Chapter 2: Board Components 2–13
Configuration, Status, and Setup Elements
May 2011 Altera Corporation Stratix IV E FPGA Development Board Reference Manual
The embedded USB-Blaster is automatically disabled when an external USB-Blaster is
connected to the JTAG chain. Figure 2–4 illustrates the JTAG chain.
Each jumper shown in Figure 2–4 is located near its corresponding interface. To
connect a device or interface in the chain, the corresponding shunt must be installed
to the jumper. The FPGA, by default, is always in the chain.
1 A board must be plugged into the HSMC port in order for the chain to be contiguous.
If there is a shunt on the jumper without a board plugged in to the corresponding
HSMC port, the chain is broken and configuration cannot be performed.
The MAX
II CPLD EPM2210 System Controller must be in the chain to use some of the
GUI interfaces. For this setting, place a jumper shunt on the MAX II JTAG header
(J10).
Figure 2–4. JTAG Chain
Seitenansicht 20
1 2 ... 16 17 18 19 20 21 22 23 24 25 26 ... 71 72

Kommentare zu diesen Handbüchern

Keine Kommentare