Altera Cyclone III LS FPGA Development Board Bedienungsanleitung PDF herunterladen (Seite 47)

Chapter 2: Board Components 2–39

Memory

Table 2–39 lists the DDR2 component references and manufacturing information.

SSRAM

The SSRAM device consists of a single standard synchronous SRAM, providing

Mbyte with a 36-bit data bus. This device is part of the shared FSM bus which

connects to the flash memory, SRAM, and MAX

II CPLD EPM2210 System Controller.

The device speed is 200 MHz single-data-rate. There is no minimum speed for this

device. The theoretical bandwidth of this 32-bit memory interface is 6.4 Gbps for

continuous bursts. The read latency for any address is two clocks, in which at

200

MHz, the latency is 10 ns and at 50 MHz, the latency is 40 ns. The write latency is

one clock.

Table 2–40 lists the SSRAM pin assignments, signal names, and functions. The signal

names and types are relative to the Cyclone III LS device in terms of I/O setting and

direction.

Table 2–39. DDR2 Component References and Manufacturing Information

Board

Reference Description Manufacturer

Manufacturing

Part Number

Manufacturer

Website

U5 and U6 8 M × 16 × 4 banks, 512 Mbit,

667 Mbps, CL5

Micron MT47H32M16HR-3:F www.micron.com

Table 2–40. SSRAM Pin Assignments, Schematic Signal Names, and Functions (Part 1 of 3)

Board Reference Description Schematic Signal Name I/O Standard

Cyclone III LS Device

Pin Number

U14.R6 Address bus FSM_A2

2.5-V

AA17

U14.P6 Address bus FSM_A3 AE12

U14.A2 Address bus FSM_A4 AF21

U14.A10 Address bus FSM_A5 AH2

U14.B2 Address bus FSM_A6 AB12

U14.B10 Address bus FSM_A7 AG24

U14.N6 Address bus FSM_A8 AE25

U14.P3 Address bus FSM_A9 AH21

U14.P4 Address bus FSM_A10 AD25

U14.P8 Address bus FSM_A11 AC9

U14.P9 Address bus FSM_A12 AF4

U14.P10 Address bus FSM_A13 AE10

U14.P11 Address bus FSM_A14 AH26

U14.R3 Address bus FSM_A15 AG22

U14.R4 Address bus FSM_A16 AF12

U14.R8 Address bus FSM_A17 AE19

U14.R9 Address bus FSM_A18 AA9

U14.R10 Address bus FSM_A19 AE6

U14.R11 Address bus FSM_A20 AG18

U14.B1 Address bus FSM_A21 AE11

1 2 ... 42 43 44 45 46 47 48 49 50 51 52 ... 57 58

Kommentare zu diesen Handbüchern

Keine Kommentare

Altera Cyclone III LS FPGA Development Board Bedienungsanleitung Seite 47

Kommentare zu diesen Handbüchern

Verwandte Produkte und Handbücher für Messgeräte Altera Cyclone III LS FPGA Development Board